Por favor, use este identificador para citar o enlazar este ítem: http://inaoe.repositorioinstitucional.mx/jspui/handle/1009/1468
Built-In sensor for signal integrity faults in digital interconnect signals
VICTOR HUGO CHAMPAC VILELA
VICTOR AVENDAÑO FERNANDEZ
Acceso Abierto
Atribución-NoComercial-SinDerivadas
High speed
Noise pulses
Overshoots
Signal integrity (SI) faults
Testing
Undershoots
Testing of signal integrity (SI) in current high-speed ICs, requires automatic test equipment test resources at the multigigahertz range, normally not available. Furthermore, for most internal nets of state-of-the-art ICs, external speed testing is not possible for the newest technologies. In this paper, on-chip testing for SI faults in digital interconnect signals, using built-in high speed monitors, is proposed. A coherent sampling scheme is used to capture the signal information. Two monitors to test SI violations are proposed: one for undershoots at the high logic level and the other for overshoots at the low logic level. The monitors are capable of detecting small noise pulses and have been extended to test sequentially more than one signal. The cost of the proposed strategy is analyzed in terms of area, delay penalization, and test time. The effects of clock jitter and process variations are analyzed. Experimental results obtained in designed and fabricated circuits show the feasibility of the proposed testing strategy. A good agreement appears between the theoretical analysis, simulation results, and the experimental measurements.
IEEE
2010
Artículo
Inglés
Estudiantes
Investigadores
Público en general
Champac-Vilela, V.H., et al., (2010). Built-In sensor for signal integrity faults in digital interconnect signals, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 18 (2): 256 - 269
ELECTRÓNICA
Versión aceptada
acceptedVersion - Versión aceptada
Aparece en las colecciones: Artículos de Electrónica

Cargar archivos:


Fichero Tamaño Formato  
117.-E.pdf1.15 MBAdobe PDFVisualizar/Abrir