Por favor, use este identificador para citar o enlazar este ítem: http://inaoe.repositorioinstitucional.mx/jspui/handle/1009/2315
Experimental performance analysis of a CMOS amplifier considering different layout techniques
CARLOS ZUÑIGA ISLAS
MONICO LINARES ARANDA
Acceso Abierto
Atribución-NoComercial-SinDerivadas
CMOS amplifier
Integrated circuits
Layout techniques
Systems on chip
In order to obtain high-performance systems on chip (SoC) using complementary metal oxide semiconductor (CMOS) technology is necessary to increase the robustness and decrease the delay, power consumption, and surface area of the integrated circuits. We present an experimental performance analysis of a class AB CMOS amplifier designed with different layout techniques (serpentine, concentric, and interdigitated). These layout techniques are evaluated in function of product potency delay area and amplifier characteristics such as electrical gain, common mode rejection ratio, power supply rejection ratio, offset, and slew rate. Based on the experimental performance results of the class AB CMOS amplifier, serpentine technique reduces its surface area to 64 %, and decreases the power consumption close to 39 % with respect to the conventional technique. In the SoC design, serpentine layout technique could be used to improve the electrical performance of their CMOS amplifiers.
Analog Integrated Circuits and Signal Processing
25-10-2013
Artículo
Inglés
Estudiantes
Investigadores
Público en general
López-Huerta, F., et al., (2013), Experimental performance analysis of a CMOS amplifier considering different layout techniques, Analog Integrated Circuits and Signal Processing, Vol. 78(3): 799–806
ELECTRÓNICA
Versión aceptada
acceptedVersion - Versión aceptada
Aparece en las colecciones: Artículos de Electrónica

Cargar archivos: