On the Implementation of a Hardware Architecture for an Audio Data Hiding System

Jose Juan Garcia-Hernandez · Claudia Feregrino-Uribe · Rene Cumplido · Carolina Reta

Received: 18 August 2009 / Revised: 9 April 2010 / Accepted: 23 June 2010 / Published online: 29 July 2010 © Springer Science+Business Media, LLC 2010

Abstract Data hiding systems have emerged as a solution against the piracy problem, particularly those based on quantization have been widely used for its simplicity and high performance. Several data hiding applications, such as broadcasting monitoring and live performance watermarking, require a real-time multi-channel behavior. While Digital Signal Processors (DSP) have been used for implementing these schemes achieving real-time performance for audio signal processing, custom hardware architectures offer the possibility of fully exploiting the inherent parallelism of this type of algorithms for more demanding applications. This paper presents an efficient hardware implementation of a Rational Dither Modulation (RDM) algorithm-based data hiding system in the Modulated Complex Lapped Transform (MCLT) domain. In general terms, the proposed hardware architecture is conformed by an MCLT processor, an Inverse MCLT processor, a Coordinate Rotation Digital Computer (CORDIC) and an RDM-QIM processor. Results of implementing the proposed hardware architecture on

J. J. Garcia-Hernandez · C. Feregrino-Uribe (⊠) · R. Cumplido · C. Reta National Institute for Astrophysics, Optics and Electronics, Puebla, Mexico e-mail: cferegrino@ccc.inaoep.mx

J. J. Garcia-Hernandez e-mail: jjuan@ccc.inaoep.mx

R. Cumplido e-mail: rcumplido@cccc.inaoep.mx

C. Reta e-mail: creta@ccc.inaoep.mx a Field Programmable Gate Array (FPGA) are presented and discussed.

Keywords Data hiding • Audio signal • FPGA • Multi-channel processing

1 Introduction

Expansion of the Internet service together with rapid advance of high capacity storage systems such as Compact Disc (CD) and Digital Versatile Disc (DVD) facilitated the fast and perfect copy of digital content. However, at the same time the use of these technologies causes serious problems, such as unauthorized copying and distribution of digital materials. Conventional cryptography systems encrypt digital data during its transmission and permit only authorized person to decrypt the encrypted data, however once such data are decrypted they are totally vulnerable to illegal copying and distribution. Digital watermarking (in this paper data hiding is used indistinctly) has been considered as a solution for these problems. During last decade several watermarking algorithms have been developed. Digital watermarking is a technique that embeds an imperceptible and statistically undetectable signal to the digital contents. Watermarking algorithms must satisfy some requirements, such as imperceptibility of embedded signal (watermark), robustness to some common intentional and non intentional attacks and high embedding data rate. Especially high performance audio watermarking algorithms are not easy to develop, because the human auditory system is more sensitive than human visual system and small changes to the audio signal due to the watermark embedding can be detected

by human ears [1]. Additionally in audio watermarking systems blind watermark detection is required, because in many applications such as illegal copy control systems, distribution and broadcasting monitor system and audio steganography, original unwatermarked signal is not available in the detection stage.

In order to implement a real-time watermarking system it is possible to choose between two main platforms: Digital Signal Processors (DSP) and Field Programmable Gate Arrays (FPGA). Implementations on DSPs have been previously reported [2, 3]. Those implementations do not exploit the possible parallelism of several watermarking algorithms. Technical outposts for DSP programming exist with the purpose of exploiting the parallelism of algorithms, nevertheless multichannel processing in demanding tasks, such as video processing, is not straightforward. FPGA-based implementation of data hiding systems seems to be an interesting option since its capacity for parallel processing could allow multi-channel processing.

Hardware implementations of data hiding systems have been poorly explored in the literature. In [4], the author reports an FPGA implementation of a video watermarking algorithm and its comparison with a DSP implementation. Implementation results for both FPGAs and DSP devices suggest that the FPGA is a better option in terms of processing speed, power consumption and device cost. A data hiding system for speech bandwidth and its hardware implementation is proposed in [5]. The system uses data hiding techniques to transmit high frequency speech components in order to improve the speech quality in transmission systems. The hardware implementation is carried out using application software and one FFT implemented in a hardware acceleration model. Due to the use of application software, the performance is limited in speed terms. In [6], a data hiding system using digital images as host signals and its hardware implementation is proposed. Performance results of the hardware implementation are superficially presented. However, the author claims that implementation using FPGA allows its application for real time multimedia data transmission. In [7], a hardware implementation of steganographic techniques that can be applied to documents, images and video is reported. According to the authors, implementation results show that real time performance is guaranteed. In [8] an steganographic micro-architecture and its FPGA implementation is presented. The authors propose a video or audio steganographic model in which the hidden message can be composed and inserted in the cover medium in real time. Real time performance is demonstrated, with a reported throughput of 1.576 Mbps.

This work explores the suitability of exploiting the parallelism of an audio data hiding system in a hardware implementation. For prototyping and validation purposes, the full data hiding system architecture has been implemented in an FPGA. The outline of the paper is as follows: Section 2 presents a revision of stateof-the-art data hiding systems in audio signals. Section 3 details the proposed watermarking system. The circuit design, simulation results and hardware resources are presented in Section 4. System evaluation in terms of robustness and signal quality is presented in Section 5. Finally the conclusions are given in Section 6.

2 Data Hiding Systems in Audio Signals

Audio watermarking techniques can be classified in two groups: time domain techniques and frequency domain techniques. In the time domain techniques, watermark embedding is carried out directly in the audio signal, while in the frequency domain based system, the watermark signal is embedded in frequency domain, such as Discrete Fourier Transform (DFT), Discrete Cosine Transform (DCT) and Discrete Wavelet Transform (DWT). Generally it is difficult to satisfy two principal requirements (robustness and inaudibility), mentioned above, using the time domain watermarking systems, the main part of the psychoacoustic model is developed in the frequency domain. This is because embedding a watermark in the time domain in an imperceptible manner may be difficult mainly with non-linear data hiding algorithms [9]. Because of this it is necessary to transform the watermark from time domain to frequency domain, apply the psychoacoustic model and transform the watermark back to the time domain. Also time domain watermarking system can be vulnerable to some common attacks, such as MP3 compression, filtering, noise addition, etc. [10].

During last decade, many audio watermarking algorithms have been proposed in literature [1, 11–15], however no method can satisfy all requirements mentioned above. Echo hiding method is one of the successful temporal domain methods [11–13], that embed binary bits using echo signals with different delays. Echo hiding method is usually imperceptible, however the method is vulnerable to some malicious attacks, such as echoing and in the watermark detection process requires high complexity computation [16]. The spread-spectrum watermarking method embeds a pseudo-random sequence generated by secret owner's key into some frequency bands of the audio signal in transformed-domain [14, 17, 18]. In this method, firstly audio signal is transformed by Discrete Cosine Transform (DCT), Discrete Fourier Transform (DFT), or Discrete Wavelet Transform (DWT), and a pseudo- random sequence is embedded in some frequency bands considering the imperceptibility and robustness requirements. Implementation of this method is generally simple, but robust embedding causes audible noise in the watermarked audio signal. A quantization scheme quantizes audio data using the determined quantizer and embedding watermark bit value. The Quantization Index Modulation (QIM) [19] appears to be a practical solution to the digital information hiding problem. The main task in QIM based method, such as Dither Modulation, is the design of suitable quantizers used to embed the data. However such simple method, as several other QIM based methods, presents lack of robustness against the gain attack, consisting in the multiplication of the host feature sequence by a gain factor p which is unknown to the decoder. In order to reduce that vulnerability, several schemes have been proposed [20, 21]. Rational Dither Modulation (RDM) was introduced as a solution to gain attack in high-rate data hiding schemes [22].

On the other hand, when the watermarking process is carried out in a block transform domain like DCT, DFT or DWT the reconstructed signals exhibit the block artifact effect. In order to beat block artifacts, a family of lapped transforms was developed [23]; modulated lapped transform (MLT) is a member of that family, MLT uses 2M samples in order to compute M coefficients. The MLT has been used in several audio coding standards [24]. However, MLT coefficients are only real, so, there is no phase information. In [25], the author proposed the Modulated Complex Lapped Transform (MCLT), which is an extension of MLT, but with complex components, also, fast MCLT algorithms based on discrete cosine transform and discrete sine transform were presented.

The MCLT domain has been satisfactorily used in audio watermarking [18, 26, 27], due to its no block artifact property [23]. In [28] the authors show that it is possible to hide about of 689 bits per second (bps) in a CD-quality audio signal, using RDM in MCLT domain.

3 Proposed System

Figures 1 and 2 show the proposed data hiding system, and the data recovery system, respectively. Original signal and watermarked signal are in Q15 format (along this paper we use aQb syntax, where a is the number of bits used to represent the integer part and b is the number of bits used to represent the fractional part). Each block in both figures is detailed in the following subsections.



Figure 1 Data hiding system.

3.1 Malvar's Fast Algorithm for the MCLT/Inverse MCLT

In [29] the authors presented an FFT based fast algorithm and its CPLD implementation of the MCLT, however, that algorithm uses one pre-processing and one post-processing stage. Malvar showed in [30] that it is necessary only one post-processing stage after the FFT for the MCLT computing and one pre-processing stage before IFFT for the IMCLT computing.

3.1.1 Fast MCLT Algorithm

In [30] the author shows that the MCLT coefficients X(k) can be obtained as follows:

$$X(k) = jV(k) + V(k+1)$$
 (1)

where

$$V(k) = c(k)U(k)$$

$$c(k) = W_8(2k+1)W_{4M}(k)$$

$$U(k) = \sqrt{\frac{1}{2M}} \sum_{n=0}^{2M-1} x(n)W_{2M}(kn)$$
(2)

and

$$W_M(r) = \exp\left(\frac{-j2\pi r}{M}\right) \tag{3}$$

U(k) is a 2*M* point FFT with orthonormal basis function of the input block x(n), which means that MCLT coefficients can be computed by first computing FFT of x(n) to obtain U(k) and then to carry out the operations with factors c(k).



Figure 2 Data recovery system.

3.1.2 Fast Inverse MCLT

To carry out the IMCLT in [30] the author developed the next relations:

$$Y(k) = \frac{c^*(k)}{4} [X(k-1) - jX(k)]$$
(4)

Where X(k) are the MCLT coefficients, the superscript * denotes complex conjugation, and the modulation c(k) is the same as that in (2). Using (4) we compute the *M* first FFT coefficientes of y(n), but it is well known that FFT coefficients must satisfy the conjugate symmetry property

$$Y(2M - k) = Y^{*}(k)$$
(5)

Finally, we know that Y(0) and Y(M) must be real-valued, after some manipulations,

$$Y(0) = \frac{1}{\sqrt{8}} [\Re\{X(0)\} + \Im\{X(0)\}]$$
$$Y(M) = -\frac{1}{\sqrt{8}} [\Re\{X(M-1)\} + \Im\{X(M-1)\}]$$
(6)

with \Re and \Im taking the real and imaginary parts, respectively.

Malvar shows in [30] that Eqs. 1, 4, 5 and 6, used with FFT processors were the fastest MCLT/IMCLT algorithms developed to that date. Next subsection shows the implementation of the Eq. 1 and FFT processor, corresponding to the MCLT processor, and the implementation of the Eqs. 4, 5 and 6 and IFFT processor, corresponding to the inverse MCLT processor.

3.2 Rational Dither Modulation

In [19] it was proposed a class of data hiding methods called Quantization Index Modulation(QIM) and it works as follows: A scalar quantization scheme quantizes a vector of samples \mathbf{x} and assigns a new value to the vector \mathbf{x} based on the quantized vector value.

One of the worst attacks on QIM schemes is amplitude scaling. Rational Dither Modulation (RDM) was proposed as a possible solution to that attack by Perez-Gonzalez et al. [22], in order to get a high rate data hiding method invariant to gain attacks. The embedding rule is as follows:

$$y_k = g(\mathbf{y_{k-1}}) Q_{b_k} \left(\frac{x_k}{g(\mathbf{y_{k-1}})}\right)$$
(7)

where y_k is the RDM sample, y_{k-1} is a vector of k-1 past RDM samples, x_k is the host sample, Q_{b_k} is a message dependent quantizer and g is a function satisfying the property:

$$g(p\mathbf{y}) = pg(\mathbf{y}) \tag{8}$$

where p is the gain attack.

Decoding is carried out by following the expression:

$$b_k = \arg\min\left|\frac{z_k}{g(\mathbf{z_{k-1}})} - Q_{b_k}\left(\frac{z_k}{g(\mathbf{z_{k-1}})}\right)\right|$$
(9)

where b_k is the decoded bit, z_k is the received signal and $\mathbf{z_{k-1}}$ is a vector of k-1 past received signals.

The problem of choosing a particular g function is an important issue due to the intrinsic nonlinearity of the quantization process, Perez-Gonzalez et al. [22] suggests one subset based on Holder or l_p vector-norms:

$$g(\mathbf{y_{k-1}}) = \left(\frac{1}{L} \sum_{m=k-L}^{k-1} y_m^p\right)^{\frac{1}{p}}, \ p \ge 1$$
(10)

where L is the number of past RDM samples utilized in the data hiding process. In [31] the authors proposed to use moving averages instead of function g. In this work the use of moving averages is also considered. Under that consideration the embedding rule becomes:

$$y_k = |\bar{y}_k| Q_{b_k} \left(\frac{x_k}{|\bar{y}_k|}\right) \tag{11}$$

and the detection is carried out like follows:

$$\hat{b}_{k} = \arg\min_{b_{k} = \{0,1\}} \left| z_{k} - |\bar{y}_{k}| Q_{b_{k}} \left(\frac{x_{k}}{|\bar{y}_{k}|} \right) \right|$$
(12)

$$Q(x_{k}, \bar{y}_{k}, v_{kb}) = q\left(\frac{x_{k}}{|\bar{y}_{k}|} + v_{kb}, \Delta\right) - v_{kb}$$
(13)

where $\bar{y_k}$ is the average of the 16 last y_k values and q is defined by Eq. 14

$$q(x, \Delta) = \operatorname{round}\left(\frac{x}{\Delta}\right)\Delta$$
 (14)

the v_{kb} values are generated as follows:

for $b = 0 v_{kb}$ is a random value for b = 1

$$\phi(v_{kb}) = \begin{cases} v_{k(b-1)} + \frac{\Delta}{2}; v_{(kb-1)} < 0\\ v_{k(b-1)} - \frac{\Delta}{2}; v_{(kb-1)} \ge 0 \end{cases}$$
(15)

From the RDM-QIM algorithm it is possible to see that the pseudo-random numbers v_{kb} generation (Eq. 15) can be carried out at the same time that the rest of the procedures. Moreover, pseudo-random numbers can be generated using previously reported efficient hardware implementations of Linear Feedback Shift Registers (LFSR) [32]. In order to implement the function g(Eq. 10), which uses a memory block, it is possible to use a *register file*, which is able to perform several additions and accumulations in parallel form with the other modules of the algorithm. These characteristics make the RDM-QIM algorithm suitable for a compact and efficient hardware implementation in an FPGA.

4 FPGA Hardware Implementations

The architecture was modeled in VHDL and simulated using ModelSim. Synthesis results for the audio data hiding architecture are presented in this section. For the purpose of prototyping and validation, the architecture was synthesized, mapped, placed and routed for the Xilinx's Virtex-4 xc4vsx35 FPGA device using the Xilinx's ISE 9.1 design suite.

4.1 The MCLT and Inverse MCLT Processors¹

The requirements for this MCLT implementation are: input data with format Q15, output data with format 9Q15 and M = 128. Figure 3 shows the direct MCLT processor. There are two blocks: an FFT processor and butterfly-like stage that performs Eq. 1. The FFT processor is implemented using a pre-designed core [34] configured in streaming mode.

The c factors are stored in a ROM using format Q15 in the butterfly-like stage, it also contains a register in order to store V(k + 1) when X(k) is computed and the next clock cycle that value becomes V(k). Figure 4 shows the butterfly-like structure, where xk_re and xk_im are the real and imaginary components of FFT output, xk, respectively, xk_index is the index of FFT value being processed, c_re and c_im are the real and imaginary components of factors c respectively, V_re and V_im are the real and imaginary components of V respectively and sal_re and sal_im are the real and imaginary components of sal MCLT coefficients respectively.



Figure 3 Direct MCLT processor.

When *start* goes high it begins the loading phase, input data $xn_re(xn_index)$ should arrive three cycles later than the xn_index it matches [34], therefore, it is possible to use input data from an external memory or a frame buffer. The MCLT processor was developed in streaming mode, so, after an initial latency of around 615 clock cycles, it begins outputting MCLT values $X(sal_dir) = sal_re(sal_dir) + jsal_im(sal_dir)$ and dvgoes high. There is an *M* clock cycles latency due to it is necessary to load 2*M* input samples in order to get *M* MCLT coefficients.

The $X(sal_dir)$ values are presented in 9Q15 format. The calculations carried out in the butterfly-like stage are 40 bit wide because *c* factors are in Q15 format and *xk* samples are in 9Q15 format, therefore, a product between a Q15 number and a 9Q15 number results in a 9Q30 number, so it is necessary to truncate to the most significative twenty five bits in order to satisfy the constraint previously imposed.

After *Place and Route* procedure the maximum clock rate is around 91 MHz. Due to the MCLT processor is designed in streaming mode and, after the initial latency, the MCLT processor gives a valid MCLT coefficient each clock cycle, it is possible to consider a length-128 MCLT computing in 2.8 μ s. The performance demonstrated by our processor suggests it can



¹These implementations were previously reported by the authors in [33].

Figure 4 Butterfly-like stage for the direct MCLT processor.





Figure 6 Butterfly-like stage for the inverse MCLT processor.

be used for multi-channel applications, for example, in a typical block-based audio processing application, each 128 samples block is captured in 2.9 ms, if our MCLT processor is able to carry out a length-128 MCLT computing in 2.8 µs then it is possible to process around 1,035 channels simultaneously. In a software implementation running on an Apple iMac, G5-based workstation with a 1.9 GHz processor and 2 GB of RAM² it was able to perform a length-128 MCLT computing in 625 µs. The system proposed in this paper performs around 220 times faster that this software implementation. For a multi-broadcasting monitoring application that performance is very useful. The processor presented in [29] is able to perform a length-16 MCLT in 6.06 µs, however, it is unfair to compare that implementation with our processor because the first one is implemented in a CPLD with smaller performance in comparison with the FPGA that we are using, but there are no more MCLT implementations using configurable structures reported in the literature.

The inverse MCLT processor was implemented in a similar form, c^* factors are stored in a ROM in the butterfly-like stage block in Fig. 5. In this block, Eqs. 4, 5 and 6 are computed. The MCLT coefficients are watermarked in a sequential form, therefore, only two watermarked coefficients, $in_re(in_dir) + jin_im(in_dir)$ and $in_re(in_dir - 1) + jin_im(in_dir - 1)$ are stored in a register system similar to the direct MCLT processor, however, it is necessary to store Y(k) values in a RAM in order to keep them accessible to the IFFT core. Figure 6 shows that butterfly-like structure, where in_re and in_im are the real and imaginary components of the watermarked sample *in*, respectively, in_index is the index of watermarked sample being processed, c_re and c_im are the real and imaginary components of factors

c^{*} respectively, Y re and Y im are the real and imaginary components of Y. Internal control signal, generated in the control unit block in Fig. 6, begins the loading process for IFFT core in the right-hand block in Fig. 5 and control signals of IFFT core indicate when inverse MCLT is done. The busy signal will go high when IFFT is being computed, edone goes high one clock cycle immediately after *done* goes active, *done* will transition high for one clock cycle when the transform calculation has completed, and finally, dv goes high when there is a valid value xk re(xk index) +*ixk im(xk index)*. After *Place and Route* procedure the maximum clock rate is around 72 MHz. Due to, again, the inverse MCLT processor is designed in streaming mode it is possible to consider a length-128 inverse MCLT computing in 3.5 µs. Table 1 shows the FPGA resources utilized for, both direct MCLT and inverse MCLT implementations, after Place and Route procedure. From Table 1 it can be seen that the direct MCLT processor utilizes a minor number of slices and RAM16s components than the inverse MCLT processor does, it is due to the inverse MCLT processor uses a RAM stage and the direct MCLT processor does not. Moreover, the input samples for the inverse MCLT processor are 24 bits wide and, for the direct MCLT processor they are 16 bits wide, then a greater amount

 Table 1
 FPGA's resources utilized for MCLT/IMCL implementations.

	Direct MCLT	Inverse MCLT
RAMB16s	7	14
Slices	2,301	3,545
BUFGMuxs	1	1
DSP48s	58	58
Max. clock frequency (MHz)	91.5	72.3
Throughput (MSPS)	91.5	72.3

 $^{^2 \}mathrm{The}$ same workstation is used for software implementatios along this work.

 Table 2 FPGA's resources utilized for CORDIC implementations.

	Rotate vector	Translate vector
Slices	1,254	1,412
BUFGMuxs	1	1
DSP48s	4	8
Max. clock frequency (MHz)	254	254

of slices for the inverse MCLT processor is necessary. The throughput is affected for the same width input conditions, in the direct MCLT processor it is 91.5 mega samples per second (MSPS) and for the inverse MCLT processor it is 72.3 MSPS. It is necessary to truncate the 16 least significant bits in order to keep the original signal width.

4.2 The Coordinate Rotation Digital Computer (CORDIC)

With the purpose of transforming complex MCLT magnitudes to polar representation and vice versa, a pre-designed CORDIC core is used [35]. In order to transform from rectangular to polar the CORDIC is configured as rotate vector and, in the other hand, in order to transform from polar to rectangular the CORDIC is configured as translate vector. Table 2 shows the FPGA's resources utilized for CORDIC implementations after *Place and Route* procedure. Both implementations are carried out in 25 iterations.

4.3 The RDM-QIM Algorithm³

Figure 7 shows a block diagram of the algorithm RDM-QIM.

The insertion block (Fig. 7, module a) allows concealing a message's bit b_k within a carrier signal x_k using a *key* to obtain an output signal y_k extremely similar to the input signal x_k . The signal y_k can be altered by an attack and be transformed into z_k . The detection block is able to retrieve the inserted bit on the signal z_k through the estimation of \hat{b}_k using the same *key*. The hardware design of the insertion block, based on Eq. 11, is composed of blocks in Fig. 7, modules b and c.

The quantifier Q (Fig. 7, module b) used by the algorithm represents Eq. 13 and requires a value v_k generated by the *key* and inserted bit b_k , as well as the



Figure 7 Algorithm RDM-QIM. **a** Insertion block diagram, **b** quatifier block diagram, **c** the v_k generation stage, **d** detection block diagram.

carrier signal and the reference value which represents the past events of the output signal.

The v_k generation stage (Fig. 7, module c) represents Eq. 15. The Linear Feedback Shift Register (LFSR) block can generate pseudo-random numbers in Q8 format from an specified key using a shift register and taps according to the LFSR polynomy $x^6 + 1$ which defines the largest sequence for a Q8 format [37]. The transformation ϕ is implemented according to the Eq. 15 using Q8 format and $\Delta = 0.25$. Depending on the bit b_k , the value v_k can be the pseudo-random number generated by LFSR or the value of the transformation ϕ . The algorithm requires a representative value of past events, therefore a memory is needed. The memory stores information in 17Q8 format of the last 16 frames, so that when a new value arrives the old value is replaced in the corresponding position and frame. The representative value is obtained by averaging the values stored in the specific position of the 16 frames (function g(.)). It is important to highlight that to avoid computing the average by accessing 16 times the memory, an auxiliary memory stores the reference values in 17Q8 format of each frame and updates these values using the Eq. 16,

$$\bar{y}_k = \frac{\bar{y}_{k-1} * 16 + y_k - y_{k-16}}{16} \tag{16}$$

where \bar{y}_{k-1} is the preceding average, y_k is the current output value and y_{k-16} is the output value of the 16th event. Both memories are initialized with 1s. By computing the average in this way, fourteen adding operations are avoided at the cost of an extra shift operation. Figure 8 shows the implementation of the average computing using the Eq. 16. It has been shown that it provides higher robustness to hide a symbol using several samples instead of one [28]. Modules as the one shown in Fig. 8 allow to exploit the intrinsic parallelism of FPGA devices in block-based data hiding systems, for example, if 64 samples are used to hide one bit, it is possible to generate 64 modules working in parallel fashion.

³This implementation was previously reported by the authors in [36].



Figure 8 Architecture for the function g(.) computing.

The division operations are performed by using the division core from Xilinx ISE configured in pipeline with latency of 54 cycles to accept dividends and divisors of 25 bits obtaining both quotient and residue of 25 bits too. The division result in format 24Q24 is compacted to generate a value with 17Q8 format by truncating the 7 MSBs and the 16 LSBs. Due to the latency generated by the division, a control unit is needed to generate the control signals for the algorithm and to store the input data in a memory avoiding multiple delays in the signals. The hardware design of the detection block is based on Eq. 12 and it is shown in Fig. 7d.

In the detection stage the quantization Q is done for both values $b_k = \{0, 1\}$. The quantization results multiplied by the reference value generate z'_{k0} and z'_{k1} . It is important to mention that at this stage the reference value is determined by the input value z_k . Except for this, all the blocks designed for the insertion stage are used in the same way. After Place and Route procedure the maximum clock rate for the insertion and detection stage is 84.8 MHz and 60.2 MHz respectively. One sample is processed at each clock cycle in both stages, therefore, the throughput for the insertion and detection stages is 84.8 and 60.2 MSPS, respectively. In a DSP implementation using a TMS320C6416 device it is possible to achieve a throughput for the insertion and detection stage of 690 and 440 kilo samples per second (KSPS). It is important to note that our FPGAbased RDM-QIM implementation overcomes the DSP implementation for more than two orders of magnitude

Table 3 FPGA's resources utilized for RDM-QIM implementations.

	Insertion stage	Detection stage
RAMB16s	5	5
Slices	1,684	1,784
BUFGMuxs	1	1
DSP48s	3	6
Max. clock frequency (MHz)	84.8	60.2

Table 4 FPGA's resources utilized for the proposed watermarking system implementation.

	Embedding	Detection		
	system	system		
RAMB16s	26	12		
Slices	10,196	5,303		
BUFGMuxs	1	1		
DSP48s	131	68		
Max. clock frequency (MHz)	72.3	60.2		

which is higher than the average improvement for DSP applications [38, 39].

4.3.1 RDM-QIM Implementation Results

Table 3 shows the FPGA's resources utilized for RDM-QIM implementations after *Place and Route* procedure. From Table 3 it can be seen that the clock rate of detection stage is the slower in the whole data recovery system, therefore, the maximum clock rate of the data recovery system will be about 60 MHz. On the other hand, clock rate of insertion stage does not influence in maximum clock rate of the whole data hiding system, because in that system the slower block is the IMCLT processor.

Finally, Table 4 shows the FPGA's resources utilized for the proposed watermarking system implementation after *Place and Route* procedure.

From Table 4 it can be seen that in a real-time multi-channel watermarking fashion it is possible to process, for embedding, 819 channels and for detection, 682 channels of CD-quality audio signals due to each sample is processed in a clock cycle. In a software implementation it was able to process around of 5.1 channels simultaneously. The system proposed in this paper performs around 160 times faster that a software implementation.

5 System Evaluation

This section presents the robustness and quality signal proofs applied to the watermarked signal. Due to the hardware implementation was carried out using fixed point arithmetic, there could be slight variations with respect to the software implementation that uses floating point arithmetic. Therefore, it is interesting to compare the robustness and quality signal results of the hardware and software implementations.

 Table 5
 Bit error rate results on audio signals attacked with the Stirmark audio benchmark.

Attack	BER		Attack	BER		Attack	BER	
	HW	SW		HW	SW		HW	SW
Original	0.000	0.000	Addbrum 100	0.000	0.000	Addbrum 1100	0.000	0.000
Addbrum 3100	0.000	0.000	Addbrum 4100	0.000	0.000	Addbrum 5100	0.000	0.000
Addbrum 7100	0.000	0.000	Addbrum 8100	0.000	0.000	Addbrum 9100	0.000	0.000
Addfftnoise	0.120	0.110	Addnoise 100	0.000	0.000	Addnoise 300	0.060	0.058
Addnoise 700	0.140	0.150	Addnoise 900	0.210	0.200	Addsinus	0.000	0.000
Compressor	0.220	0.200	Copysample	0.820	0.810	Cutsamples	0.800	0.800
Echo	0.610	0.610	Exchange	0.250	0.250	Extraestereo 30	0.180	0.160
Extraestereo 70	0.340	0.340	Fft hlpass	0.050	0.030	Fft invert	0.020	0.020
Fft stat	0.100	0.100	Fft test	0.900	0.900	Flippsample	0.810	0.800
Lsbzero	0.000	0.000	Normalize	0.000	0.000	Nothing	0.000	0.000
Lowpass	0.010	0.010	Resampling	0.000	0.000	Smooth	0.110	0.110
Stat1	0.090	0.000	Stat2	0.080	0.060	Voiceremove	0.780	0.780
Addbrum 2100	0.000	0.000	Addbrum 6100	0.000	0.000	Addbrum 10100	0.000	0.000
Addnoise 500	0.120	0.120	Amplify	0.000	0.000	Dynnoise	0.200	0.200
Extraestereo 50	0.230	0.210	Fft real reverse	0.010	0.010	Invert	0.000	0.000
Highpass	0.000	0.000	Smoth2	0.120	0.120	Zerocross	0.260	0.204

Hardware (HW) and software (SW) results.

5.1 Robustness

In order to evaluate the robustness, classical audio watermarking attacks were applied to the watermarked signal. Table 5 shows the bit error rate (BER) of extracted hidden data after the Audio Stirmark attacks [40] are applied. Generally, the embedded data are robust to various types of attacks, except copysample, cutsample, echo, ffttests, flippsample and voicemove attacks that are not so important since they considerably distort the audio signal. From Table 5 it is possible to observe that the hardware implementation and software implementation results are very close. On the other hand, BER showed in Table 5 are very close to the DSP implementation results reported in [28].

5.2 Imperceptibly Proof

In order to evaluate the signal quality after watermarking process, the Modified Bark Spectral Distortion

Table 6 MBSD evaluation results for five different kinds ofmusic. Hardware (HW) and software (SW) results.

Music kind	MBSD (dB)	
	HW	SW
Classic music	-63.0	-64.0
Rock music	-65.1	-66.0
Pop music	-62.4	-63.0
Instrumental music	-61.3	-62.0
Latin music	-62.0	-62.0

(MBSD) prove was carried out [41, 42]. The MBSD measure estimates speech distortion in loudness domain taking into account the noise-masking threshold in order to include only audible distortions in the calculation of the distortion measure. That proof was carried out using 5 different kinds of music: Classic music, Rock music, Pop music, Instrumental music and Latin music. Results shown in Table 6 suggest that the watermark is transparent to the human auditory system. Software implementation presents slightly better performance that the hardware implementation. However, this difference is negligible.

6 Conclusions

In this paper, a hardware implementation of a proposed audio data hiding system is presented. Using an FPGA it has been demonstrated that the system is able to process, for embedding, 819 channels and for detection, 682 channels of CD-quality audio signals. The computing time for each system suggests that in a watermarking-based multi-broadcasting application our implementations will be very adequate. On the other hand, although our MCLT/IMCLT implementations are part of a data hiding system these can be used in other different digital signal processing tasks such as noise cancellation and acoustic echo cancellation with same precision requirements. In the same way, due to the RDM-QIM proposed architecture's compact footprint, it can be used as accelerator in microprocessorbased systems for embedded applications or as a core

Acknowledgment The authors would like to thank CONACyT for financial support.

References

- Arnold, M. (2002). Audio watermarking: Features, applications and algorithms. In *IEEE international conference on multimedia and expo* (Vol. 2, pp. 49–54).
- Garcia-Hernandez, J. J., Nakano, M., & Perez, H. (2005). Real time implementation of low complexity audio watermarking algorithm. In *Proceedings of the third international* workshop on random fields and processing in inhomogeneous media. Guanajuato, Mexico.
- Garcia-Hernandez, J. J., Nakano, M., & Perez, H. (2007). Real time mclt audio watermarking and comparison of several whitening methods in receptor side. *Computacion y Sistemas Journal*, 11(1), 61–75. ISSN 1405-5546.
- 4. Irizarry-Cruz, W. (2006). *FPGA implementation of a video watermarking algorithm*. Master's thesis, University of Puerto Rico, Mayaguez Campus.
- Wu, F., Chen, S., & Leung, H. (2006). Data hiding for speech bandwidth extension and its hardware implementation. In 2006 IEEE international conference on multimedia and expo (pp. 1277–1280).
- Mainty, S., Banerjee, A., & Kundu, M. (2004). An imagein-image communication scheme and VLSI implementation using FPGA. In *IEEE Indian annual conference (INDICON* 2004) (pp. 6–11).
- Leung, H. Y., Cheng, L. M., Cheng, L. L., & Chan, C. (2007). Hardware realization of steganographic techniques. In: *Third international conference on international information hiding and multimedia signal processing (IIH-MSP 2007)* (Vol. 1, pp. 279–282).
- 8. Saeb, M., & Farouk, H. (2004). Design and implementation of a secret key steganographic micro-architecture employing FPGA. In *The conference on design, automation and test in Europe* (Vol. 3). I. C. Society.
- 9. Garcia, R. A. (1999). *Digital watermarking of audio signals using psychoacoustic auditory model and spread spectrum theory*. Master's thesis, School of Music, University of Miami.
- Garcia-Hernandez, J. J., Nakano, M., & Perez, H. (2006). Real time audio watermarking. *Journal of Telecommunications and Radio Engineering*, 65(4), 327–340. ISSN 0040-2508.
- Ko, B. S., Nishimura, R., & Suzuki, Y. (2005). Time spread echo method for digital audio watermarking. *IEEE Transactions on Multimedia*, 7(2), 212–221.
- Oh, H. O., Seok, J. W., Hong, J. W., & Youn, D. H. (2001). New echo embedding technique for robust and imperceptible audio watermarking. In *IEEE international conference* on acoustics, speech and signal processing (Vol. 3, pp. 1341– 1344).
- Kim, H. J., & Choi, Y. H. (2003). A novel echo hiding algorithm. *IEEE Transactions on Circuits and Systems for Video Technology*, 13(8), 885–889.

- Seok, J., Hong, J., & Kim, J. (2002). A novel audio watermarking algorithm for copyright protection of digital audio. *ETRI Journal*, 24, 181–189.
- Yeo, I.-K., & Kim, H. J. (2003). Modified patchwork algorithm: A novel audio watermarking scheme. *IEEE Transactions on Speech and Audio Processing*, 11(4), 381– 386.
- Petitcolas, F., Anderson, R., & Kuhn, M. (2001). Attacks on copyright marking systems. *Lecture Note in Computer Science*, 1525, 218–238.
- 17. Cox, I., Miller, M., & Bloom, J. (2003). *Digital watermarking*. Morgan Kaufmann Publisher.
- Kirovski, D., Malvar, H. (2003). Spread spectrum watermarking of audio signals. *IEEE Transactions on Signal Processing*, 51(4), 1020–1033.
- Chen, B., & Wornell, G. (2001). Quantization index modulation: A class of provably good methods for digital watermarking and information embedding. *IEEE Transactions on Information Theory*, 47(4), 1423–1443.
- Eggers, J., Bauml, R., & Girod, B. (2002). Estimation of amplitude modifications before SCS watermark detection. In Security and watermarking of multimedia contents IV. Proc. SPIE (Vol. 4675, pp. 387–398).
- Lee, K., Kim, D., & Moon, K. A. (2003). Em estimation of scale factor for quantization-based audio watermarking. In *Proceedings of second international workshop on digital watermarking* (pp. 316–327). Springer.
- Gonzalez, F. P., Mosquera, C., Barni, M., & Abrardo, A. (2005). Rational dither modulation: A high rate data-hiding method invariant to gain attacks. *IEEE Transactions on Signal Processing*, 53, 3960–3975.
- 23. Malvar, H. S. (1992). Signal processing with lapped transforms. Artech House, Inc.
- Shlien, S. (1997). The modulated lapped transform, its timevarying forms, and its applications to audio coding standards. *IEEE Transactions on Speech and Audio Processing*, 5, 359–366.
- 25. Malvar, H. S. (1999). A modulated complex lapped transform and its applications to audio processing. Microsoft Research, Tech. Rep.
- Kirovski, D., & Malvar, H. (2001). Robust covert communication over a public audio channel using spread spectrum. In 4th international information hiding workshop.
- Zezula, R., & Misurec, J. (2007). Audio signal watermarking in MCLT domain with the aid of 2d pattern. In *Proceedings* of 2nd international conference on digital telecommunications, ICDT '07.
- Garcia-Hernandez, J. J., Nakano, M., & Perez, H. (2008). Data hiding in audio signals using rational dither modulation. *IEICE Electronics Express*, 5(7), 217–222. ISSN 1405-5546.
- Tai, H.-M., & Jing, C. (2001). Design and efficient implementation of a modulated complex lapped transform processor using pipelining technique. *IEICE Trans. Fundamentals, E84-A*(5), 1280–1286.
- 30. Malvar, H. S. (2005). Fast algorithm for the modulated complex lapped transform. Microsoft Research, Tech. Rep.
- Oostven, J., Kalker, T., & Staring, M. (2004). Adaptive quantization watermarking. In *Security, steganography and watermarking of multimedia contents VI. Proc. SPIE* (Vol. 5306, pp. 296–303).
- 32. Wakerly, J. F. (2006). *Digital design principles and practices*.Prentice Hall.
- Garcia-Hernandez, J. J., Feregrino-Uribe, C., & Cumplido, R. (2008). FPGA implementation of a modulated complex lapped transform for watermarking systems. In *Proceedings* of reconfig 08, Cancun, Mexico. (pp. 367–372). I. C. Society.

- Xilinx Inc. (2007). Fast fourier transform v4.1. Xilinx Inc. http:// www.xilinx.com/support/documentation/ip_documentation/ xfft_ds260.pdf.
- Xilinx Inc. (2004). Cordic V3.0. Xilinx Inc. http://japan.xilinx. com/support/documentation/ip_documentation/cordic.pdf.
- 36. Garcia-Hernandez, J. J., Reta, C., Cumplido, R., & Feregrino-Uribe, C. (2009). Efficient implementation of the RDM-QIM algorithm in an FPGA. *IEICE Electronics Express*, 6(14), 1064–1070. ISSN 1405-5546.
- 37. Proakis, J. G. (1983). Digital communications. McGraw Hill.
- I. Berkeley Design Technology (2006). Enabling technologies for SDR: Comparing FPGA and DSP performance. Presented at SDR conference. http://www.bdti.com/articles/ 20061115_sdr06_fpgas.pdf.
- I. Berkeley Design Technology (2006). Comparing FPGAs and DSPs for high-performance DSP applications. Presented at GSPx conference. http://www.bdti.com/articles/20061101_ gspx06_fpgas.pdf.
- 40. Steinebach, M., Dittmann, J., Seibel, C., Ferri, L. C., Petitcolas, F. A., Fates, N., et al. (2001). Stirmark benchmark: Audio watermarking attacks. In *International conference on information technology: Coding and computing* (*ITCC '01*).
- Yang, W., Dixo, M., & Yantorno, R. (1997). A modified bark spectral distortion measure which uses noise masking threshold. In *IEEE speech coding workshop* (pp. 55– 56).
- Yang, W., Benbouchta, M., & Yantorno, R. (1998). Performance of the modified bark spectral distortion as an objective speech quality measure. In *ICASSP* (Vol. 1, pp. 541–544).



Claudia Feregrino-Uribe received the M.Sc. degree from CINVESTAV Guadalajara, Mexico in 1997 and the PhD degree from Loughborough University, U.K, in 2001. She is a researcher at Computer Science Department at INAOE, Mexico since 2002. She is co-founder of the ReConFig international conference. She was founder and chair of the Puebla IEEE Computer Chapter. Her research interests cover the use of FPGA technologies, Data Compression and Cryptography, Steganography, Watermarking and software development for medical applications. She is associate editor of the International Journal of Reconfigurable Computing and reviewer for several international journals.



Jose Juan Garcia-Hernandez received the B.Sc., the M.Sc. (with honors) and the Ph.D. (with honors) degrees all in Electrical Engineering from the Superior School of Mechanical and Electrical Engineering (ESIME campus Culhuacan) of the National Polytechnic Institute of Mexico (IPN) in 2002, 2004 and 2008 respectively. He is a postdoctoral fellow at the National Institute for Astrophysics, Optics and Electronics (INAOE) in Puebla, Mexico. His main research interests are data hiding systems and their hardware implementations. He has been reviewer for several international journals.



Rene Cumplido received the B.Eng. from the Instituto Tecnologico de Queretaro, Mexico, in 1995. He received the M.Sc. degree from CINVESTAV Guadalajara, Mexico, in 1997 and the Ph.D. degree from Loughborough University, UK in 2001. Since 2002 he is a member of the Computer Science Department at the National Institute for Astrophysics, Optics, and Electronics in Puebla, Mexico. His research interests include the use of FPGA technologies, digital design, reconfigurable computing, DSP, radar signal processing, software radio and digital communications. He is co-founder of the ReConFig international conference and founder and editor-in-chief of the International Journal of Reconfigurable Computing.



Carolina Reta received the B.Sc. degree in Computer Engineering from the Technological Institute of Durango, Durango, Mexico, in 2006 and the M.Sc. degree in Computer Science from the National Institute for Astrophysics, Optics, and Electronics, Puebla, Mexico, in 2009. She is pursuing her Ph.D. degree with the Department of Computer Science in the National Institute for Astrophysics, Optics, and Electronics, Puebla, Mexico. Her research interests include Computer Vision, Image/Video Processing, Data Hiding, and Data Mining for Image Analysis.