

Identifying the Diffusion and Drift Conduction Regions in MOSFETs Through S -Parameters

Emmanuel Torres-Rios, Reydezel Torres-Torres, *Member, IEEE*, and
Edmundo A. Gutiérrez-D., *Senior Member, IEEE*

Abstract—A method for characterizing low-voltage-operating MOSFETs through small-signal S -parameters is introduced. The method allows extracting the drain-to-source channel resistance at zero drain-to-source voltage, which is not feasible with dc conventional methods. Furthermore, this zero drain-to-source voltage RF method identifies the gate voltage where the diffusion and drift conduction mechanisms overlap. This is really helpful in defining the appropriate subthreshold drain current model and its corresponding impact at RF operating conditions. The proposed experimental RF method is validated and compared with a dc-based method for an 80-nm-channel-length nMOSFET.

Index Terms—RF-MOSFET, S -parameters, subthreshold.

I. INTRODUCTION

NOTWITHSTANDING the low-power-consumption specification of some analog IC applications requires the operation within or near the transistor subthreshold regime [1], [2], little research effort has been done to study this operating regime from an RF perspective [3], [4]. The RF low-power operating condition requires the identification and appropriate modeling of the transport mechanisms associated to the drain current (I_d), which is fundamental for a proper IC design [5]. In this low-voltage regime, the diffusion and drift transport mechanisms coexist in a very intricate way because of their gate-to-source voltage dependence. Nevertheless, there is a transitional voltage (V_{tr}) that establishes a frontier between the gate-to-source voltage (V_{gs}) regions at which both diffusion and drift transport mechanisms cross over; this is the voltage at which both mechanisms present equivalent contribution to the drain current. Research has been previously carried out to obtain V_{tr} based on the fact that the diffusion mechanism presents a positive and exponential temperature coefficient, whereas that associated with carrier drift is linear and negative [6], [7]. In this case, V_{tr} is determined at the voltage at which I_d - V_{gs} curves

obtained at different temperatures intersect at a fixed drain-to-source voltage (V_{ds}) [8].

Even though dc measurements at a single temperature can be used to obtain V_{tr} , the application of a drain-to-source voltage V_{ds} different from zero is still required in alternative techniques [9], which introduces a longitudinal electric field that impacts the extraction of V_{tr} [10]. Furthermore, the presence of parasitic series resistances requires the use of transistors with different channel lengths, from where the source-to-drain resistance is extracted through linear regressions. Conversely, small-signal S -parameter measurements allow obtaining the channel resistance (R_{ch}) at practically $V_{ds} = 0$ V [11]. Moreover, using an S -parameter-based characterization approach is desirable since RF device prototypes are typically configured for testing using coplanar ground-signal-ground (GSG) probes, avoiding further experiments once the S -parameters are measured.

Thus, when measuring S -parameters at $V_{ds} = 0$ V while sweeping V_{gs} from the subthreshold to the strong-inversion operation region, an accurate characterization of the subthreshold region can be carried out. In fact, by using these data, a method to obtain V_{tr} can be proposed as explained through this work. Thus, for formulating and verifying the proposal, experiments were performed using an 80-nm-channel-length nMOSFET.

II. DESCRIPTION OF EXPERIMENTS

Common source/bulk nMOSFETs were fabricated in an RFCMOS process with a gate mask length $L_m = 80$ nm, a finger width (W_f) of 3 μm , and eight gate fingers (NF). To characterize these devices, on-wafer S -parameter measurements were performed up to 50 GHz at $V_{ds} = 0$ V and different V_{gs} 's using a vector network analyzer (VNA) and GSG-configured probes with a pitch of 150 μm . For this purpose, the VNA setup was previously calibrated up to the probe tips using a line-reflect-match off-wafer algorithm, whereas the effect of the probing pads was de-embedded using a two-step procedure [12]. Furthermore, to maintain the measured device within small-signal operation conditions, the maximum power applied to the device's input and output terminals was -20 dBm.

In addition to S -parameters, current-voltage (I - V) curves were measured on the same devices using a semiconductor parameter analyzer and dc probes. As shown in the following, these measurements allow carrying out a comparison of the RF method with that using dc data.

Manuscript received September 28, 2012; revised November 24, 2012 and January 07, 2013; accepted January 19, 2013. Date of publication February 12, 2013; date of current version February 20, 2013. This work was supported by CONACyT (Mexico) through Grants 154337 and 100028. The review of this brief was arranged by Editor H. Shang.

E. Torres-Rios is with the Department of Electronic Engineering, Universidad Popular Autónoma del Estado de Puebla, Puebla 72410, Mexico (e-mail: emmanuel.torres@upaep.mx).

R. Torres-Torres and E. A. Gutiérrez-D. are with the Department of Electronics, Instituto Nacional de Astrofísica, Óptica y Electrónica, Puebla 72840, Mexico (e-mail: reydezel@inaoep.mx).

Color versions of one or more of the figures in this brief are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2013.2243150




Fig. 1. Small-signal model for a bulk MOSFET at $V_{ds} = 0$ V. The dashed elements represent the drain-to-source coupling through the substrate.

III. MODELING AND CHARACTERIZATION APPROACH

When measuring S -parameters, at $V_{ds} = 0$ V and $V_{gs} > 0$ V, the MOSFET is considered a two-port network that can be represented using the equivalent circuit shown in Fig. 1. This circuit includes the intrinsic capacitances (i.e., C_{gs} , C_{gd} , and C_{ds}), the intrinsic drain-to-source resistance (R_{ds}), the extrinsic series resistances (i.e., R_g , R_d , and R_s), and the substrate elements (i.e., C_{jd} and R_b). Notice that, since R_{ds} is associated with the conduction path through the channel region, this element experiences the effects associated with the charge carrier scattering mechanisms affecting I_d even under subthreshold operation. Thus, when this element is properly determined, the behavior of a MOSFET can be analyzed in this region, which is explained hereafter.

Notice in Fig. 1 that two paths for the current flowing from the drain to the source terminal are considered: the intrinsic channel region and the parasitic substrate path represented by the series connection of R_b and C_{jd} . Even in bulk MOSFETs, the effect of R_b and C_{jd} has been previously neglected without a significant penalization of accuracy in the extraction of the intrinsic elements from RF measurements at frequencies of some gigahertz [11]. This assumption, however, is only valid when the device is operated in strong-inversion conditions well above the threshold (i.e., when R_{ds} is much smaller than the substrate impedance). However, for MOSFETs operating within or near subthreshold, the magnitude of the intrinsic impedance may become comparable to that of the substrate, which impedes neglecting R_b and C_{jd} . This is particularly applicable to a MOSFET scaled down to sub-100-nm dimensions, where the drain-to-source parasitic coupling may be considerably stronger than that for larger devices. Thus, for obtaining R_{ds} from experimental S -parameters, removing the effect of the substrate elements is necessary. Fortunately, these components can be determined from OFF-state S -parameter measurements and subsequently de-embedded from other measurements due to their weak gate-bias dependence [13].

In accordance to Fig. 1, once the effect of the substrate elements is removed, the equivalent circuit can be easily analyzed by converting the corresponding S -parameters to Z -parameters. In fact, R_{ds} and the parasitic source and drain series resistances can be simultaneously obtained after determining the slope and intercept with the ordinate axis of the linear regression of experimental $-\omega/\text{Im}(Z_{22})$ -versus- ω^2 data [11], where ω is the angular frequency in radians per second. Notice that this regression is performed on ω for a single device and at a fixed-bias condition, which allows obtaining R_{ds} as a function of V_{gs} for identifying the type of conduction mechanism occurring as shown afterward, with no need of using different-channel-length devices.




Fig. 2. Experimental determination of the model parameters for R_{ds} assuming the drift conduction mechanism.

IV. MODELING THE SMALL-SIGNAL R_{ds}

When $V_{gs} > 0$ is approaching the threshold voltage (V_{th}) in an nMOSFET, a conduction path for the charge carriers is originated even at $V_{ds} = 0$. In this regard, as V_{gs} rises from zero, the first conduction mechanism that is present is diffusion, and R_{ds} exponentially decays with V_{gs} . Furthermore, when V_{gs} increases even more and is close to V_{th} , the drift mechanism arises. Assuming that this is the main mechanism contributing to define R_{ds} , the following expression can be written:

$$R_{ds} = \frac{L_{eff}}{NFW_f \mu_{eff} C_{ox}} \frac{1}{V_{gs} - V_{th}} \quad (1)$$

where C_{ox} is the gate oxide capacitance and L_{eff} and μ_{eff} are the effective channel length and mobility, respectively. Thus, when defining $A = L_{eff}/NFW_f \mu_{eff}$, (1) can be rearranged in an alternative form; this is

$$R_{ds}^{-1} = M_1 V_{gs} + B_1 \quad (2)$$

where $M_1 = C_{ox}/A$ and $B_1 = -C_{ox}V_{th}/A$. Bearing in mind that relatively small changes in V_{gs} introduce small changes in C_{ox} , μ_{eff} , and L_{eff} , it is a reasonable assumption to consider M_1 and B_1 as bias independent within a range of some millivolts. Hence, using extracted data for R_{ds} within a 50-mV range, M_1 , B_1 , and V_{th} are obtained as shown in Fig. 2. It is important to remark the fact that M_1 and B_1 remain approximately constant for the fabricated device within the range of V_{gs} above the extrapolated V_{th} and up to 0.5 V, which was verified by repeating the linear regression at different ranges in a similar way as explained in [14]. Nevertheless, for some devices and within wider V_{gs} ranges, the consideration of the bias-dependent parameters that impact M_1 and B_1 in (2) can be required for improving the accuracy of the results.

For modeling R_{ds} in the diffusion region, the following expression can be used:

$$R_{ds} = \gamma A e^{-\frac{V_{gs} - V_{th}}{m V_T}} \quad (3)$$

where V_T is the thermal voltage, whereas γ and m are empirical parameters dependent on the technology [4]. In this case, (3) can be rearranged in the form

$$\ln(R_{ds}) = M_2 V_{gs} + B_2 \quad (4)$$




Fig. 3. Experimental determination of model parameters for R_{ds} assuming the diffusion conduction mechanism.




Fig. 4. Model-experiment correlation for R_{ds} using (1) and (3) after determining the corresponding parameters from the measured S -parameters.

where $M_2 = -1/mV_T$ and $B_2 = \ln(\beta A) + V_{th}/mV_T$. Similarly, as in the case of (2), (4) can be used to obtain the model parameters in (3) by assuming that, at voltages near the subthreshold region, M_2 and B_2 are approximately independent of V_{gs} . In this case, the corresponding extraction is shown in Fig. 3, where good linearity is observed in the region where the diffusion transport mechanism occurs.

V. RESULTS AND DISCUSSION

Once B_1 , B_2 , M_1 , M_2 , and V_{th} have been determined, the rest of the parameters in (1) and (3) can be obtained in a direct way. Thus, when implementing the models for R_{ds} given by (1) and (3), excellent model-experiment correlation is achieved in both the drift and diffusion regions, respectively. This can be observed in the plot shown in Fig. 4. Notice also that, from this plot, the voltage V_{tr} at which the drift and diffusion models yield the same value for R_{ds} can be obtained. This point defines the gate voltage at which both carrier diffusion and drift cross over (i.e., where both mechanisms considerably contribute to I_d), which is an important figure of merit when implementing models for carrying out low-voltage IC design. Notice that, in a mathematical way, V_{tr} can be obtained by equating (1) and (3) and solving for V_{gs} . Nevertheless, since there is no simple analytic solution for the resulting equation, the straightforward way illustrated in Fig. 4 is preferred to obtain V_{tr} .

It is important to remark the fact that V_{tr} in the studied device is 70 mV higher than V_{th} , which indicates that the so-called moderate-inversion operation region occurs up to some tens of millivolts above the extrapolated threshold voltage. In fact, there is not a simple relationship between V_{tr} and V_{th} since (1) and (3) include other parameters that vary with technology,




Fig. 5. (Top) Comparison between dc measured data and a TCAD simulation showing also the extrapolated V_{th} . (Bottom) Extraction of V_{tr} from simulations at different temperatures.

geometry, and operation conditions. On the other hand, obtaining $V_{tr} > V_{th}$ is not surprising for nanoscaled devices where the gradient of charge carriers may contribute to I_d in a more accentuated way (even above V_{th}) than in micrometer-scaled devices such as those analyzed in classic textbooks [9]. In fact, this effect has been observed within the dc regime by varying the operation temperature to distinguish between carrier drift and diffusion currents [8].

In [15], it is suggested that V_{tr} can be determined by finding the value for V_{gs} at which the model for the carrier diffusion current, which has an exponential form, intersects that of the carrier drift current, which has a polynomial form. Mainly due to voltage drops in the parasitic series resistances, however, these models may not intersect, complicating the determination of V_{tr} . For this reason, in this paper, a different approach is used for comparing our results with extractions from dc data. Once the I_d - V_{gs} curves are experimentally obtained at $V_{ds} = 50$ mV (i.e., in order to minimize the effect of the lateral electric field), a device model was implemented for the studied MOSFET at 25°C in GTS Framework Software 4.3 from Global TCAD Solutions; Fig. 5 (top) shows the corresponding model-experiment correlation. Afterward, the drift-diffusion model was used to reproduce the I_d - V_{gs} characteristics at different temperatures. Fig. 5 (bottom) shows that, using these simulations, the crossover voltage V_{tr} can be extracted at the point where I_d is independent of temperature [8].

Notice the small difference between the extracted parameters from RF and dc measurements. This difference, however, is expected to occur because of the effects impacting conventional dc data. Among these effects is that of the parasitic series resistance (R_S) associated with the source and drain terminals. This resistance changes the slope of the experimentally obtained I_d - V_{gs} curve, introducing an error in the extrapolated threshold voltage. In contrast, the processing of the S -parameters proposed here allowed obtaining the intrinsic R_{ds} without the effect of R_S .

VI. CONCLUSION

This paper has exploited the potential of RF measurements to characterize features that are typically obtained from dc data. This yields to a straightforward extraction of fundamental MOSFET parameters from S -parameters measured to RF-configured test structures at $V_{ds} = 0$. This paper focuses on the determination of the two V_{gs} -delimited regions where carrier diffusion and drift cross over in the MOSFET channel. Thus, after the determination of the small-signal intrinsic resistance associated with the channel region, it is then possible to obtain the crossover voltage V_{tr} defining the boundary between the diffusion and drift current regions. When implementing IC-design-oriented models near or within the subthreshold region, this voltage becomes more relevant than the conventional extrapolated threshold voltage defined purely under strong-inversion operation conditions. This V_{tr} is relevant, among other reasons, because of allowing the determination of the temperature coefficient at low-voltage operating conditions.

ACKNOWLEDGMENT

Imec, Belgium, supplied the measured test structures.

REFERENCES

- [1] M.-G. Kim, H.-W. An, Y.-M. Kang, J.-Y. Lee, and T.-Y. Yun, "A low-voltage, low-power, and low-noise UWB mixer using bulk-injection and switched biasing techniques," *IEEE Trans. Microw. Theory Tech.*, vol. 60, no. 8, pp. 2486–2493, Aug. 2012.
- [2] A. C. Heiberg, T. W. Brown, T. S. Fiez, and K. Mayaram, "A 250 mV, 352 μ W GPS receiver RF front-end in 130 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 46, no. 4, pp. 938–949, Apr. 2011.
- [3] S.-L. Siu, W.-S. Tam, H. Wong, C.-W. Kok, K. Kakusima, and H. Iwai, "Influence of multi-finger layout on the subthreshold behavior of nanometer MOS transistors," *Microelectron. Reliab.*, vol. 52, no. 8, pp. 1606–1609, Aug. 2012.
- [4] S.-L. Siu, H. Wong, W.-S. Tam, K. Kakusima, and H. Iwai, "Subthreshold parameters of radio-frequency multi-finger nanometer MOS transistors," *Microelectron. Reliab.*, vol. 49, no. 4, pp. 387–391, Apr. 2009.
- [5] B. Razavi, "CMOS technology characterization for analog and RF design," *IEEE J. Solid-State Circuits*, vol. 34, no. 3, pp. 268–276, Mar. 1999.
- [6] E. A. Gutierrez-D., M. J. Deen, and C. Claeys, *Low Temperature Electronics: Physics, Devices, Circuits and Applications*. New York, NY, USA: Academic, 2001, p. 964.
- [7] K. Hisamitsu, T. Yamaoka, M. Tanaka, D. Kitamaru, H. Ueno, M. Miura-Mattausch, H. J. Mattausch, N. D. Arora, S. Kumashiro, T. Yamaguchi, K. Yamashita, and N. Nakayama, "Temperature-independence-point properties for 0.1 μ m-scale pocket-implant technologies and the impact on circuit design," in *Proc. Asia-South Pac. Des. Autom. Conf.*, Kitakyushu, Japan, Jan. 2003, pp. 179–183.
- [8] E. A. Gutierrez-D., "Electron diffusion in 0.18 μ m MOS transistors at 200 $^{\circ}$ C," in *Proc. IEEE ICCDCS*, Apr. 2008, pp. 1–6.
- [9] Y. Tsidividis, *Operation and Modeling of the MOS Transistor*, 2nd ed. New York, NY, USA: McGraw-Hill, 1999.
- [10] Q. Xie, J. Xu, and Y. Taur, "Review and critique of analytic models of MOSFET short-channel effects in subthreshold," *IEEE Trans. Electron Devices*, vol. 59, no. 6, pp. 1569–1579, Jun. 2012.
- [11] E. Torres-Rios, R. Torres-Torres, G. Valdovinos Fierro, and E. A. Gutiérrez-D., "A method to determine the gate bias-dependent and gate bias-independent components of MOSFET series resistance," *IEEE Trans. Electron Devices*, vol. 53, no. 3, pp. 571–573, Mar. 2006.
- [12] R. Torres-Torres, R. Murphy-Arteaga, and J. A. Reynoso-Hernández, "Analytical model and parameter extraction to account for the pad parasitics in RF-CMOS," *IEEE Trans. Electron Devices*, vol. 52, no. 7, pp. 1335–1342, Jul. 2005.
- [13] J.-H. Jung and J.-H. Lee, "Extraction of substrate resistance in multifinger bulk FinFETs using shorted source/drain configuration," *IEEE Trans. Electron Devices*, vol. 54, no. 9, pp. 2269–2275, Sep. 2007.
- [14] G. H. Hu, C. Chang, and C. Yu-tai, "Gate-voltage-dependent effective channel length series resistance of LDD MOSFETs," *IEEE Trans. Electron Devices*, vol. ED-34, no. 12, pp. 2469–2475, Dec. 1987.
- [15] K. Aoyama, "A method for extracting the threshold voltage of MOSFETs based on current components," in *Simulation of Semiconductor Devices and Processes*, vol. 6, H. Ryssel and P. Pichler, Eds. Vienna, Austria: Springer-Verlag, Sep. 1995, pp. 118–121.

Emmanuel Torres-Rios received the Ph.D. degree from the Instituto Nacional de Astrofísica, Óptica y Electrónica, Puebla, Mexico, in 2008.

He is a Professor with the Department of Electronic Engineering, Universidad Popular Autónoma del Estado de Puebla, Puebla.

Reydezel Torres-Torres (S'01–M'06) received the Ph.D. degree from the Instituto Nacional de Astrofísica, Óptica y Electrónica (INAOE), Puebla, Mexico.

He is a Senior Researcher with the Microwave Research Group, INAOE.

Edmundo A. Gutiérrez-D. (M'95–SM'08) received the Ph.D. degree from the Catholic University of Leuven, Leuven, Belgium, in 1993.

He is currently a Professor with the Instituto Nacional de Astrofísica, Óptica y Electrónica, Puebla, Mexico.