# Multiscroll floating gate-based integrated chaotic oscillator 

R. Trejo-Guerra ${ }^{1, *,{ }^{\dagger}}$, E. Tlelo-Cuautle ${ }^{1}$, M. Jiménez-Fuentes ${ }^{2}$, J. M. Muñoz-Pacheco ${ }^{3}$ and C. Sánchez-López ${ }^{4,5}$<br>${ }^{1}$ Electronics Department, INAOE, Luis Enrique Erro No. 1, Tonantzintla, Puebla 72840, Mexico<br>${ }^{2}$ Electronics and Communications Department, CITEDI-IPN, Tijuana, Baja California, Mexico<br>${ }^{3}$ Department of Electronics and Telecommunications, UPP, Puebla 72640, Mexico<br>${ }^{4}$ Department of Electronics, UAT, Sevilla, Spain<br>${ }^{5}$ IMSE, University of Sevilla, Apizaco, Spain


#### Abstract

In this work, we proposed a voltage-to-current cell based on a Complementary metal-oxide-semiconductor (CMOS) inverter designed by using floating gate transistors. We demonstrate its usefulness for the design of stair-type and sawtooth functions to be used in the implementation of a multiscroll chaotic oscillator. The main advantage of using floating gate transistors to design the nonlinear functions is the elimination of external reference DC sources, as is typically done in most of the nonlinear functions that generate multiscroll attractors. The key guidelines for the design of our proposed voltage-to-current cell are given to provide good performances in the design of an integrated multiscroll chaotic oscillator. HSPICE simulations are presented to demonstrate the usefulness of the proposed cell to generate multiscroll attractors. Finally, simulation results before and after layout are presented to show the good agreement with respect to theoretical results. HSPICE simulations of the post-layout design are in accordance with the system behavior. Copyright © 2011 John Wiley \& Sons, Ltd.


Received 21 January 2011; Revised 16 June 2011; Accepted 2 October 2011
KEY WORDS: multiscroll oscillator; floating gate MOSFET; chaotic oscillator; stair-type function; sawtooth function; integrated circuit

## 1. INTRODUCTION

In the area of continuous-time chaotic dynamics, the appearance of multiscroll chaotic behavior has been the subject of much research [1], mainly because of the complexity of the dynamics while allowing for the obtention of partial analytic solutions and some potential applications [2-11]. For instance, multiscroll chaotic oscillators can be designed using piecewise linear (PWL) functions that allow flexible schemes for the circuit implementation (e.g. [12-16]).

Although potential applications for multiscroll chaotic oscillators are still being investigated, some current applications lie in the areas of secure information encryption [2-5], random number generators [6], chaos-based control systems [7-9], and chaotic radars [10,11].

The main challenges in the design of chaotic attractors are related to the system complexity, where open issues like how to generate the higher number of scrolls [17,18], the reliable circuit implementation considering parasitic effects [19], the tradeoffs on frequency behavior [20], the reconstruction and modeling over noisy channels [21], or the Lyapunov exponents analysis [22]. This work discusses the previously mentioned issues by designing a multiscroll chaotic oscillator

[^0]using a new voltage-to-current cell on the basis of a CMOS inverter and realized with floating gate transistors.

Traditionally, the design strategies of multiscroll chaotic attractors are based on the use of PWL functions to design the nonlinear part of the dynamical system [1,23]. Commonly used nonlinear functions are the stair function approach [12], the saturated approach [13,24], the sawtooth function [14-16], and others. Most of these designs use a switching component (sign function). On the other hand, the generation of chaotic attractors using integrated circuit designs has reported up to two-scroll attractors [25-29]. The use of the switching component is evident in the studies of Radwan et al. [28] and Gandhi and Roska [30].

Multiscroll exceptional designs are the floating gate CMOS (FGMOS)-based circuits presented by Fujiwara et al. [31], which were reported to generate up to three scroll-attractors (mostly due to the lack of regularity on the PWL function), and the multiscroll circuitry in [30], in which the author proposes to implement the switching mechanism on integrated circuit to achieve a larger amount of scrolls, both by using external increasing number of DC references.

A key point in all the design techniques mentioned is that the PWL function was designed using external reference DC voltage sources or external adjustable voltage dividers. Thus, to overcome the issues of integrated circuit realization of the PWL function and DC references over a highly flexible switching element required for the generation of multiscroll attractors, we recently proposed a new nonlinear voltage-to-current cell based on FGMOS inverters [16]. Basically, the inverter is designed with an internal input offset provided by the size relationships of the gate capacitors.

This work details the design procedure of a redefined and improved new switching cell that was able to perform multiscroll attractors according to HSPICE simulations using integrated CMOS technology with a feature size of $0.5 \mu \mathrm{~m}$, and the results are given before and after layout. Particular advantages of our proposed design are the use of FGMOS transistors to generate input voltage offsets at the comparator, thus creating intern references, and the unique current-switching mechanism, which allows adjustments to the rest of the circuit.

## 2. PROPOSED VOLTAGE-TO-CURRENT CELL

A simplified schematic of the proposed switching element is shown in Figure 1a. It is a voltage-tocurrent cell embedding an inverter to perform voltage comparison. A FGMOS array provides a voltage shift to the inverter input. At the output, a cascode topology is in charge of the current transmission.

Basically, the proposed cell includes a current switch with a trigger in the floating input node. This node is precharged to voltage $V_{\mathrm{DC}}$ by the set of bias capacitors $C_{b}=C_{2} \ldots C_{n}$. The other capacitor $C_{1}$ is used as the circuit input. When $V_{\text {in }}$ is high enough to activate the inverter, the output current is $I_{\text {bias }}$; otherwise, the output current is $I_{\text {off }}$.

A more detailed schematic of Figure 1a is shown in Figure 1b. The first stage is the inverter designed with FGMOS (i.e. M1 and M2 transistors), which drives the gate of M3, allowing the bias current (branch M5 to M7) to be switched between M3 and M4. The output branch is conformed by transistors MS0-MS4. FGMOS transistors M6 and MS0 are used to control the amplitude and the offset of the output signal, respectively. $V_{\mathrm{A}}$ and $V_{\mathrm{B}}$ are playing the role of $V_{\text {bias }}$ to preset adequate control voltages at the gates of M6 and MS0.

All bulk connections are made to the corresponding bias voltages $V_{\mathrm{dd}}$ or $V_{\mathrm{ss}}$, where $V_{\mathrm{dd}}=-V_{\mathrm{ss}}=2.5$ V unless specified. Voltages Vb 1 to Vb 4 are obtained by using the cascode biasing circuit shown in Figure 2, which was developed exclusively for this design. The transistor sizing of the voltage-tocurrent cell is shown in Table I.

The transient behavior can be analyzed using the simplified stages shown in Figures 1c-1e. The approximations used herein for roughly describing the circuit behavior are supported by the simulations. The transition time is divided into $t_{1}$ (Figure 1c), $t_{2}$ (Figure 1d), and $t_{3}$ (Figure 1e) for each stage. We call $t_{\mathrm{HL}}$ the total time required for the output current signal to fall from $I_{\mathrm{off}}$ to $-I_{\mathrm{bias}}$ (similar to a digital circuit) and $t_{\mathrm{LH}}$, the total time required to raise the output current from $-I_{\mathrm{bias}}$ to $I_{\text {off }}$. Both cases are analyzed separately.

(a)

(b)


Figure 1. FGMOS-based voltage-to-current cell: (a) simplified schematic, (b) CMOS design, and simplified stages: (c) inverter stage, (d) comparator stage, and (e) output stage.

### 2.1. Transition $t_{\mathrm{HL}}$

Figure 1c corresponds to the FGMOS inverter; its decreasing output controls transistor M3 (second stage) by turning it to cutoff when its value is below $V_{\mathrm{tN}}+2 V_{\mathrm{dsat}}-V \mathrm{ss}$. For simplicity, we used a basic approximation for the inverter excursion time as $t_{1}$ because this transition is relatively fast [32]

$$
\begin{equation*}
t_{1}=t_{\mathrm{pHL}}=\frac{C_{\mathrm{L} 1}\left(V_{\mathrm{dd}}-V_{\mathrm{ss}}\right)}{k_{\mathrm{N}}\left(V_{\mathrm{dd}}-V_{\mathrm{ss}}-V_{\mathrm{thN}}\right)^{2}}, \tag{1}
\end{equation*}
$$

where $k_{\mathrm{N}}=c_{\mathrm{oxN}} \mu_{0}, \quad k_{\mathrm{P}}=c_{\mathrm{oxP}} \mu_{0}$, and $C_{\mathrm{L} 1}$ is the parasitic capacitance formed by


Figure 2. Cascode biasing of the proposed nonlinear cell.
$C_{\mathrm{L} 1}=C_{\mathrm{gdM} 1}+C_{\mathrm{gdM} 2}+C_{\mathrm{gsM} 3}$, in which the value is found to be around $C_{\mathrm{L} 1} \approx 14.4 \mathrm{fF}$. Thus, one have $t_{1} \approx 0.071 \mathrm{~ns}$.

In the second stage described by Figure 1d, M3 and M4 are both in cutoff because node $V_{x}$ has been initially set by voltage $V_{\mathrm{GS}}$ of M 3 to the cascode fixed current $I_{\text {bias }}=2 \mu \mathrm{~A}$ when only M3 is conducting, and now this current is simply discharging the node $V_{x}$ until transistor M4 starts conducting this same current. The overall voltage change on the node is

$$
\begin{equation*}
\Delta V_{x}=V_{x}\left(t=t_{2}\right)-V_{x}(t=0)=V_{\mathrm{dd}}-V_{\mathrm{GS}}\left(I_{\text {bias }}\right)-\left(0-V_{\mathrm{GS}}\left(I_{\text {bias }}\right)\right)=V_{\mathrm{dd}} \tag{2}
\end{equation*}
$$

Thus, if both transistors are in cutoff, the time is found by integrating the constant current through $C_{\mathrm{L} 2} \approx 2 C_{\mathrm{ovM} 3} W_{\mathrm{M} 3}=1.56 \mathrm{fF}$, then

$$
\begin{equation*}
t_{2} \approx C_{\mathrm{L} 2} \frac{\Delta V_{x}}{I_{\text {bias }}}=1.95 \mathrm{nF} . \tag{3}
\end{equation*}
$$

According to the third stage described by Figure 1e, a current $I_{\text {bias }}$ will suddenly discharge the output node from $V_{\text {out }}(t=0)=0.5 I_{\text {bias }} R_{\text {load }}$ to $V_{\text {out }}\left(t=t_{3}\right)=0(50 \%$ of excursion) through the parallel RC circuit given by the output load $R_{\text {load }} \ll R_{\text {cascode }}$ and $C_{\mathrm{L} 3} \approx C_{\mathrm{gdM} 4}+C_{\mathrm{gdS} 2}+C_{\mathrm{gdS} 3}=6 \mathrm{fF}$. Thus,

Table I. Transistor dimensions

| Transistor | Width $(\mu \mathrm{m})$ | Length $(\mu \mathrm{m})$ |
| :--- | :---: | :---: |
| M1 | 12.6 | 3.9 |
| M2 | 3.9 | 3.9 |
| M3, M4 | 1.8 | 1.2 |
| M5, M6, Ms3, Ms4 | 5.4 | 3.6 |
| M7 | 3 | 4.2 |
| Ms0 | 15 | 1.5 |
| Ms1, Ms2 | 15 | 3.6 |
| Mb1 to Mb5 | 15 | 1.2 |
| Mb6 to Mb8 | 5.4 | 1.2 |
| Mb9 | 5.4 | 6 |



Figure 3. HSPICE transient simulation for the high to low transition $t_{\mathrm{HL}}$ at 10 ns and the low to high transition $t_{\mathrm{LH}}$ at 20 ns . Upper, middle, and lower windows show the inverter input (Figure 1c), the second stage input (1d), and the voltage-to-current cell output (1e), respectively.

$$
\begin{equation*}
t_{3} \approx-R_{\mathrm{load}} C_{\mathrm{L} 3} \ln \left(\frac{V_{\mathrm{out}}\left(t_{3}\right)-I_{\mathrm{bias}} R_{\mathrm{load}}}{V_{\mathrm{out}}(0)-I_{\mathrm{bias}} R_{\mathrm{load}}}\right)=0.005 \mathrm{~ns} \tag{4}
\end{equation*}
$$

This generates $t_{\mathrm{HL}}=2.026 \mathrm{~ns}$, which is in close accordance with the simulation shown in Figure 3. It can be noticed that Equation (3) points to the highest delay. As a comment on optimization, we suggest to bias the drain terminal of transistor M3 to a voltage as low as ground to cancel Equation (2) and make $t_{2}$ negligible with respect to $t_{1}$. In this way, the comparator delay can be similar to a single inverter delay.

### 2.2. Transition $t_{\mathrm{LH}}$

Following Figure 3, the close relation on this transition time to the inverter transition time, which is $t_{1} \approx 0.242 \mathrm{~ns}$ [32], can be observed:

$$
\begin{equation*}
t_{1}=t_{\mathrm{pLH}}=\frac{C_{\mathrm{L}}\left(V_{\mathrm{dd}}-V_{\mathrm{ss}}\right)}{k_{\mathrm{P}}\left(V_{\mathrm{dd}}-V_{\mathrm{ss}}-\left|V_{\mathrm{thP}}\right|\right)^{2}} \tag{5}
\end{equation*}
$$

This is due to the second stage described by Figure 1d, as node $V_{x}$ has a low voltage fixed by the saturated transistor M4. When M3 leaves the cutoff region, the current flows from M3 to M4, and the transfer is direct, the fast adjustment of $V_{x}$ is due to the instant high transconductance of M3 (roughly $t_{2}=0$ ).

At the third stage described by Figure 1e, the calculation reaches the same value of transition $t_{\mathrm{HL}}$. Thus, the total time is $t_{\mathrm{LH}}=0.250 \mathrm{~ns}$, which is in accordance with the simulation.

## 3. BUILDING PWL CHAOS-ORIENTED FUNCTIONS

If different combinations of the capacitor set $C_{\mathrm{b}}$ are used (Figure 1a), several voltage-to-current cells can be connected in parallel to produce a stair-like function, which is seen very often in the design of multiscroll oscillators [1,12-15,24].

To calculate the required bias capacitors, we set the internal DC reference $V_{\mathrm{DC}}$ given by Equation 6 at the floating node considering the total capacitance connected to it, $C_{T}=C_{1}+C_{2}+\ldots+C_{n}$, and the used bias voltages ( $V_{2}$ to $V_{n}$ ). Because $C_{1}$ is the input capacitor, $V_{\text {in }}$ will not contribute to the DC reference, but the overall input signal will be compressed by the ratio $k=\frac{C_{1}}{C_{\mathrm{T}}}$ (see Figure 4).

$$
\begin{equation*}
V_{\mathrm{DC}}=V_{2} \frac{C_{2}}{C_{\mathrm{T}}}+V_{3} \frac{C_{3}}{C_{\mathrm{T}}}+\ldots+V_{n} \frac{C_{n}}{C_{\mathrm{T}}} \tag{6}
\end{equation*}
$$

As the bulk capacitance $C_{n}$ is taken into account, the bulk contribution given by Equation 7 has been obtained by the technology dependent parameter $f_{\text {cpcb }}=0.14$, which is the ratio of the Poly1 to bulk capacitance to the Poly2 to Poly1 capacitance (for details on the $0.5-\mu \mathrm{m}$ ON semiconductor process currently used in this work, see [33]).

$$
\begin{equation*}
C_{n}=f_{\mathrm{cpcb}}\left(C_{1}+C_{2}+\ldots+C_{n-1}\right) \tag{7}
\end{equation*}
$$

According to Figure 4, if the total capacitance $C_{\mathrm{T}}$ and the compression factor $k(1>k>0)$ are chosen, the other capacitors may be calculated using Equations 7 and 8,

$$
\begin{align*}
& C_{1}=k C_{\mathrm{T}} \\
& C_{2}=\left(C_{\mathrm{T}} \frac{V_{3}+V_{\mathrm{b}} f_{\mathrm{cpcb}}}{f_{\mathrm{cpcb}}+1}-C_{1}\left(V_{3}-V_{1}\right)-C_{\mathrm{T}} V_{\mathrm{DC}}\right) \frac{1}{V_{3}-V_{2}}  \tag{8}\\
& C_{3}=\left(C_{\mathrm{T}}-C_{1}-C_{2}-f_{\mathrm{cpcb}}\left(C_{1}+C_{2}\right)\right) \frac{1}{f_{\mathrm{cpcb}}+1}
\end{align*}
$$

It is desired to have a large factor $k$ to have low compression. However, for the selection of the total capacitance $C_{\mathrm{T}}$, two bounds will be considered. First, the capacitance $C_{\mathrm{b}}$ (and therefore $C_{\mathrm{T}}$ ) must be sufficiently high to avoid the effects of the nonlinear parasitic capacitances of gate to source (M1, M2). As a rule of thumb, this means approximately 10 times the value of the higher parasitic capacitance ( $C_{\mathrm{GS}}^{\mathrm{M} 1}$ ). Roughly, for M1 saturated and M2 in cutoff,

$$
\begin{equation*}
C_{\mathrm{GS}}^{\mathrm{M} 1} \approx(2 / 3) W^{\mathrm{M} 1} L^{\mathrm{M} 1} C_{\mathrm{OX}} \tag{9}
\end{equation*}
$$



Figure 4. The used FGMOS transistor: (a) electrical diagram and (b) physical device.

Second, $C_{\mathrm{b}}$ must be low enough to prevent the effect given by the parasitic pole formed by the equivalent input capacitance (say $C_{\text {in }}$ ) and the output resistance of the preceding buffer ( $R_{\text {out }}$ )

$$
\begin{equation*}
f_{\mathrm{p}}=\frac{1}{2 \pi R_{\mathrm{out}} C_{\mathrm{in}}} \tag{10}
\end{equation*}
$$

Given this considerations, we present two design examples of typical nonlinear functions. The function size will be defined by the dynamic range (DR). Besides, each breakpoint is generated by one voltage-to-current cell and has its own set of bias capacitors; for the rest of the document, we assume $C_{\mathrm{b}}$ as a single capacitor.

### 3.1. Stair-type $n=5$ example

A symmetrical stair-type positive function with odd number of steps (see Figure 5a) can be described by

$$
\begin{align*}
& g(x)=\left\{\begin{array}{cc}
0 & |x| \leq B_{\mathrm{p}} \\
2 k \operatorname{sgn}(x) & |x| \leq B_{\mathrm{p}}(2 k+1) \\
|x|>B_{\mathrm{p}}(2 k-1)
\end{array}\right.  \tag{11}\\
& g(x)=(2 k-1) \operatorname{sgn}(x) \quad \begin{array}{c}
|x| \leq 2 k B_{\mathrm{p}}
\end{array}  \tag{12}\\
& |x|>2 B_{\mathrm{p}}(k-1)
\end{align*}
$$

where $k=1,2 \ldots$ accounts for $n=1+2 k$ number of steps and spaced by $B_{\mathrm{p}}$. Refer to Equation (12) for $n=2 k$ even number of steps.

(a)

(b)

Figure 5. Stair-type $n=5$ function: (a) function basic relations and (b) bias capacitors connected to the floating input node.

Assume only two capacitors connected to the floating node ( $C_{1}$ and $C_{\mathrm{b}}$ ). For $n=5$ steps, the break point $\left(B_{\mathrm{p}}\right)$ is settled below $\frac{\mathrm{DR}}{n}$; the rest of the values are computed by Equations (13)-(15),

$$
\begin{gather*}
C_{\mathrm{b}}^{q}=C_{\mathrm{T}}^{q}\left(\frac{B_{\mathrm{p}}^{q}}{V_{\mathrm{bias}}}\right)  \tag{13}\\
C_{1}^{q}=C_{\mathrm{T}}^{q}-C_{\mathrm{b}}^{q}  \tag{14}\\
B_{\mathrm{p}}^{q+1}=\frac{C_{1}^{q}}{C_{\mathrm{T}}^{q}} B_{\mathrm{p}}^{q} \tag{15}
\end{gather*}
$$

Observe that it is actually iterated that because the signal compression changes the breakpoint, this process is followed for a few $q$ steps until the value of $B_{\mathrm{p}}$ converges.

Thus, one have the values for the inner stairs where $V_{\mathrm{bias}}$ stands for the $V_{\mathrm{dd}}$ and $V_{\mathrm{ss}}$ connected $C_{\mathrm{b}}$ (see Figure 5b). In addition, two outer stairs are computed by replacing the value of $B_{\mathrm{p}}$ by $3 B_{\mathrm{p}}$ as can be inferred by Figure 5a in Equation (13). Note that having different values of $C_{\mathrm{b}}$ means a different compression of the received signal. To avoid these nonuniformities, a neutral capacitor $C_{\mathrm{n}}$ is connected between the floating node and the ground for the cells in charge of the inner slopes (see Figure 5b).

Observe that in practice, each step is set according to the circuit bias current $I_{\text {bias }}$ (adjustable amplitude through M7); thus, Equations (11) and (12) are in fact scaled by the circuit factor $I_{\text {bias }}$. Figure 6 a shows it with an extra scaling of $\xi$.

### 3.2. Sawtooth-type $n=5$ example

A sawtooth-type nonlinear function with slope $\xi$ can be generated by using a stair-type function with gain $\xi$ connected in parallel (summing) with function $h(x)=-\xi x$ as described in Equation (16) for odd functions or Equation (17) for even functions,

$$
\begin{gather*}
f(x)=\left\{\begin{array}{cc}
-\xi x & |x| \leq B_{\mathrm{p}} \\
\xi(2 k \operatorname{sgn}(x)-x) & |x| \leq B_{\mathrm{p}}(2 k+1) \\
|x|>B_{\mathrm{p}}(2 k-1)
\end{array}\right.  \tag{16}\\
f(x)=\xi((2 k-1) \operatorname{sgn}(x)-x)  \tag{17}\\
\\
|x|>2 B_{\mathrm{p}}(k-1)
\end{gather*}
$$



Figure 6. PWL V-I functions CMOS transient simulation, input signal is -1 to 1 V (dashed line), and 1 to -1 V (solid line): (a) stair-type function and (b) sawtooth-type function.


Figure 7. The five-scroll attractor in (a, c, e) phase and (b, d, f) time, (a, b) for the ideal system, (c, d) the HSPICE design, and (e, f) the post-layout simulation.

For the circuit implementation, the gain of $h(x)$ may be given by $-\frac{\xi}{R}$; in this case, it is required to fulfill the relation:


Figure 8. Circuit realization of multiscroll chaotic oscillator described by Equation ((19).

$$
\begin{equation*}
\frac{\xi}{R}=\frac{I_{\mathrm{bias}}}{B_{\mathrm{p}}} \tag{18}
\end{equation*}
$$

where $I_{\text {bias }}$ is the amplitude of the step current given by the voltage-to-current cell and $1 / R$ stands for the linear circuit gains. To properly couple these values, the amplitude is tuned by M6. The circuit response is shown in Figure 6b.

## 4. MULTISCROLL CHAOTIC ATTRACTOR DESIGN

Our proposed voltage-to-current cell based on the FGMOS inverter can be very useful to implement many forms of multiscroll systems already published. In this section, we have chosen a recent sawtooth-based multiscroll design [16] to exemplify an application. Two main reasons motivate this selection:

The dynamical system properties have been analyzed before [34], where the coefficients have been optimized to deal with circuit tolerances while chaotic behavior has been kept.

For the system's particular nonlinear function, the Jacobian can be considered constant, which maintains mathematical simplicity, whereas the system complexity is the same for any number of scrolls in terms of the Lyapunov exponents [18].

Thus, the dynamical system given by Equation (19), with parameters $\alpha=3, \beta=4$, and $\gamma=1$, and a sawtooth function (based on a parallel array of comparators and a negative amplifier) of Equations (16) or (17) will generate a multiscroll attractor. A Lyapunov analysis reveals $\lambda_{1}=0.222$ for the selection of the slope parameter $\xi=0.8$. A typical five-scroll attractor may be seen in Figures 7a and 7 b .

$$
\begin{align*}
& \dot{x}_{1}=\alpha x_{2}+f\left(x_{1}\right) \\
& \dot{x}_{2}=\alpha x_{1}-\gamma x_{2}-\alpha x_{3}  \tag{19}\\
& \dot{x}_{3}=\beta x_{2}
\end{align*}
$$

The multiscroll chaotic system described by Equation (19) has been designed by unity gain cells [35] as shown in Figure 8. The electrical characteristics of the voltage follower, current follower,

Table II. Design electrical parameters

| Parameter | Voltage follower | Current follower | Current mirror | Voltage-to-current cell | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| DR | $> \pm 1$ | $> \pm 100$ | $> \pm 100$ | $\pm V_{\text {bias }}$ | $\mathrm{V}, \mu \mathrm{A}$ |
| Gain | 0.985 | 1.00 | 0.989 | Adjustable | - |
| $\mathrm{BW}\left(C_{\mathrm{L}}=1 \mathrm{pF}\right)$ | 100 | 70 | 55 | 400 | MHz |
| $R_{\text {in }}(1 \mathrm{MHz})$ | $\infty$ | 1.4 | 1.4 | $\infty$ | $\mathrm{k} \Omega$ |
| $R_{\text {out }}(1 \mathrm{MHz})$ | 1.2 | 2470 | 290 | $550($ on $/$ off $)$ | $\mathrm{k} \Omega$ |
| Offset | 25 | -90 | $<1$ | Adjustable | $\mu \mathrm{V}, \mathrm{pA}$ |
| $I_{\text {bias }}$ | 60 | 60 | 60 | 5 | $\mu \mathrm{~A}$ |

Table III. Design requirements

|  | Linear circuit | PWL circuit |
| :--- | :--- | :--- |
| Required |  | Modularity |
|  |  | Fwing |
|  | Parameter relation | DC references |
|  | Low offset | Adjustability |
|  | High $Z_{\text {in }}$ | Low hysteresis |
|  | High $Z_{\text {out }}$ |  |
| Not necessary | Area |  |
|  | High bandwidth |  |
|  | Exact gain |  |
|  | High linearity |  |

and current mirror for the ON $0.5-\mu \mathrm{m}$ process are presented in Table II. These must be in accordance with Table III respecting the following criteria:

The circuit swing will be related to the ability to increase the number of scrolls by avoiding noise and circuit fault tolerances. The parameter relation is critical to sustain chaotic behavior. A prior analysis on the operation region ${ }^{1}$ is useful in the parameter selection, where the devices DC gain is taken into account.

Because the offset is a big issue on either comparator design or chaotic autonomous systems, offset cancellation/adjusting techniques should be considered. The circuit topologies must be chosen to achieve good coupling among the different parts to avoid signal attenuation, which can affect the system operation parameters. In addition, hysteresis control is desirable to generate accurate nonlinear functions.

The frequency limitation of nonlinear devices is directly degrading the PWL function [20], thus changing critically the dynamical system properties. This motivates our selection for the simple inverter topology. In contrast, the linear circuit bandwidth can be much lower (depending on the PWL structure and the system time constant). Another relevant consideration is the omission of external DC references by the generation of the internal $V_{\mathrm{DC}}$ shift voltages (as explained earlier).

As a result, the nonlinear function block in Figure 8 is representing the parallel array of the nonlinear cell in Figure 1a as previously discussed in Section 2. The input capacitance of this block will grow as these arrays grow in number, that is, the number of scrolls grows. Then, Equation (10) can be rewritten for this multiscroll implementation as

$$
\begin{equation*}
f_{\mathrm{p}}=\frac{1}{2 \pi R_{\mathrm{outVF}}(n-1)\left(C_{1} \|\left(C_{T}-C 1\right)\right)} \tag{20}
\end{equation*}
$$

where $R_{\text {outVF }}$ stands for $R_{\text {out }}$ and capacitors $C_{1}$ and $C_{\mathrm{T}}$ have been calculated by Equations (13)-(15) to conform the total input capacitance $C_{\mathrm{in}}$. This pole will eventually limit the number $n \geq 2$ of scrolls with frequency.

The HSPICE simulation before layout is shown in Figures 7c and 7d. Finally, the Tanner postlayout simulation of the chaotic oscillator with five-scroll attractors is shown in Figures 7e and 7f. Thus, a good agreement with the presented considerations is obtained.

## 5. CONCLUSIONS

A new switching voltage-to-current cell based on an FGMOS inverter has been proposed and analyzed. In particular, a stair-like PWL function generation by sizing FGMOS transistor gates has been described. One of the main advantages in using the proposed cell for the design of multiscroll

[^1]chaotic oscillators is the elimination of external references, in which this circuit is, to the best knowledge of the authors, the first on its category.

The circuit performance has been also analyzed, and it has been found to fulfill a set of design requirements. This can also be considered as a contribution because there are few works dealing with the integrated design of chaotic oscillators. In this field, nonlinear functions are set apart from the rest because of their many degrees of freedom, which makes its design a critical challenge. In this case, we achieve technology simulations (both before and after layout), which resemble clearly the theoretic system behavior.

The main objective has been the CMOS integrated design of multiscroll chaotic oscillators. Finally, from the results shown in Figure 7, we can conclude that our proposed voltage-to-current cell on the basis of FGMOS transistors can be very useful in the implementation of several multiscroll schemes.

## ACKNOWLEDGEMENTS

The work was supported by CONACyT-Mexico 131839 and scholarship 204229, UPPUE-PTC-033 funded by PROMEP-Mexico, and TIC-2532 funded by Consejería de Innovación, Ciencia y Empresa, Junta de Andalucía, Spain. The last author thanks the JAE-Doc program of CSIC co-funded by FSE.

## REFERENCES

1. Lü J, Chen G. Generating Multiscroll Chaotic Attractors: Theories, Methods and applications. International Journal of Bifurcations and Chaos 2006; 16(4):775-858.
2. Volkovskii AR, Tsimring LSh, Rulkov NF, Langmore I. Spread spectrum communication system with chaotic frequency modulation. Chaos 2005; 15(033101):1-6.
3. Trejo-Guerra R, Tlelo-Cuautle E, Cruz-Hernández C, Sánchez-López C. Chaotic communication system using Chua's oscillators realized with CCII+s. International Journal of Bifurcations and Chaos 2009; 19(12):4217-4226.
4. Gámez-Guzmán L, Cruz-Hernández C, López-Gutiérrez RM, García-Guerrero EE. Synchronization of Chua’s Circuits with Multi-Scroll Attractors: Application to Communication. Communications in Nonlinear Science and Numerical Simulation 2009; 14(6):2765-2775.
5. Jafari S, Haeri M, Tavazoei MS. Experimental study of a chaos-based communication system in the presence of unknown transmission delay. International Journal of Circuit Theory and Applications 2010; 38:1013-1025.
6. Ergün S, Özoguz S. Truly random number generator based on non-autonomous continuous-time chaos. International Journal of Circuit Theory and Applications 2010; 38:1-24.
7. Wei-Guo L, Luo-Wei Z, Quan-Ming L, Jun-Ke W. Non-invasive chaos control of DC--DC converter and its optimization. International Journal of Circuit Theory and Applications 2011; 39(2):159-174.
8. Jimenez A, Sanchez EN, Chen G, Perez JP. Real-time chaotic circuit stabilization via inverse optimal control. International Journal of Circuit Theory and Applications 2009; 37(8):887-898.
9. Arena P, De Fiore S, Fortuna L, Frasca M, Patané L, Vagliasindi G. Reactive navigation through multiscroll systems: from theory to real-time implementation. Autonomous Robots 2008; 25:123-146.
10. Vijayaraghavan V, Leung LH. A Robust Chaos Radar for Collision Detection and Vehicular Ranging in Intelligent Transportation Systems. ITSC, 2004; 548-552.
11. Jiang T, Qiao S, Shi ZG, Ran L. Ambiguity Function of Chaotic Radar with Colpitts Oscillator. PIERS Proceedings, 2008; 94-98.
12. Yalçin ME, Suykens JAK, Vandewalle J. Families of Scroll Grid Attractors. International Journal of Bifurcations and Chaos 2002; 12(1):23-41.
13. Lü J, Chen G, Yu X, Leung H. Design and Analysis of Multiscroll Chaotic Attractors From Saturated Function Series. IEEE Transactions on Circuits and Systems I 2004; 51(12):2476-2490.
14. Radwan A, Soliman AM, Elwakil AS. 1-D Digitally-Controlled Multiscroll Chaos Generator. International Journal of Bifurcations and Chaos 2007; 17(1):227-242.
15. Yu S, Tang WKS, Chen G. Generation of nxm-Scroll Attractors under a Chua-Circuit Framework. International Journal of Bifurcation and Chaos 2007; 17(11):3951-3964.
16. Trejo-Guerra R, Tlelo-Cuautle E, Jimenez-Fuentes M, Sánchez-López C. Multiscroll Oscillator based on Floating Gate CMOS Inverter. IEEE International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE), 2010; 541-545.
17. Yalçin ME. Increasing the Entropy of a Random Number Generator Using n-Scroll Chaotic Attractors. International Journal of Bifurcation and Chaos 2007; 17(12):4471-4479.
18. Trejo-Guerra R, Tlelo-Cuautle E, Muñoz-Pacheco JM, Sánchez-López C, Cruz-Hernández C. On the relation between the number of scrolls and the Lyapunov exponents in PWL-functions-based n -scroll chaotic oscillators. International Journal of Nonlinear Sciences \& Numerical Simulation 2010; 11(11):903-910.
19. Sánchez-López C, Trejo-Guerra R, Muñoz-Pacheco JM, Tlelo-Cuautle E. N-scroll attractors from saturated function series employing CCII+s. Nonlinear Dynamics 2010; 61(1-2):331-341.
20. Sánchez-López C, Muñoz-Pacheco JM, Tlelo-Cuautle E, Carbajal-Gómez VH, Trejo-Guerra R. On the trade-off between the number of scrolls and the operating frequency of the chaotic attractors. IEEE International Symposium on Circuits and Systems (ISCAS), 2011; 2950-2953.
21. Yang C, Qiong Wu C. A robust method on estimation of Lyapunov exponents from a noisy time series. Nonlinear Dynamics 2010; 64(3):279-292.
22. Dingwell JB. Lyapunov Exponents. Wiley Online Library 2005.
23. Lü J, Yu S, Leung H, Chen G. Experimental Verification of Multidirectional Multiscroll Chaotic Attractors. IEEE Transactions on Circuits and Systems I 2006; 53(1):149-165.
24. Muñoz-Pacheco JM, Tlelo-Cuautle E. Electronic design automation of multi-scroll chaos generators. Bentham Sciences Publishers Ltd., 2010.
25. Cruz JM, Chua LO. An IC Chip of Chua's Circuit. IEEE Transactions on Circuits and Systems II 1993; 40(10):614-625.
26. Rodríguez-Vázquez A, Delgado-Restituto M. CMOS Design of Chaotic Oscillators using State Variables: A Monolithic Chua's Circuit. IEEE Transactions on Circuits and Systems II 1993; 40(10):596-613.
27. Elwakil AS, Salama KN, Kennedy MP. A System for Chaos Generation and its Implementation in Monolithic Form. IEEE International Symposium on Circuits and Systems, 2000; 217-220.
28. Radwan AG, Soliman AM, El-Sedeek A. MOS realization of the modified Lorenz chaotic system. Chaos, Solitons, Fractals 2004; 21:553-561.
29. Tavas V, Demirkol AS, Ozoguz S, Zeki A, Toker A. Integrated cross-coupled chaos oscillator applied to random number generation. IET Circuits, Devices \& Systems 2009; 3(1):1-11.
30. Gandhi G, Roska T. MOS-integrable circuitry for multi-scroll chaotic grid realization: A SPICE-assisted proof. International Journal of Circuit Theory and Applications 2009; 37:473-483.
31. Fujiwara T, Horio Y, Aihara K. An Integrated Multi-Scroll Circuit with Floating-Gate Mosfets. Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), 2003; 180-183.
32. Rabaey JM. Digital Integrated Circuits a Design Perspective, Electronics and VLSI Series. Prentice Hall: New Jersey, 1996.
33. Rodriguez-Villegas E, Jimenez M, Carvajal RG. Reliable Techniques for the Design of Floating Gate Transistors Based Circuits. XX Conference on Design of Circuits and Integrated Systems (DCIS), Lisbon, Portugal, 2005.
34. Delgado-Restituto M, Rodríguez-Vázquez A. Design Considerations for Integrated Continuous-Time Chaotic Oscillators. IEEE Transactions on Circuits and Systems II 1998; 45(4):481-495.
35. Sánchez-López C, Castro-Hernández A, Pérez-Trejo A. Experimental verification of the Chua’s circuit designed with UGCs. IEICE Electronic Express 2008; 5(17):657-661.

[^0]:    *Correspondence to: R. Trejo-Guerra, Electronics Department, INAOE, Luis Enrique Erro No. 1, Tonantzintla, Puebla
    72840, Mexico.
    "E-mail: rodolfo13@inaoep.mx

[^1]:    ${ }^{1}$ Sprott JC, Rowlands G. Chaos Data Analyzer (http://sprott.physics.wisc.edu/cda.htm); Hegger R, Kantz H, Schreiber T. Nonlinear Time Series Analysis TISEAN (http://www.mpipks-dresden.mpg.de/~tisean).

