Por favor, use este identificador para citar o enlazar este ítem:
http://inaoe.repositorioinstitucional.mx/jspui/handle/1009/1396| Hardware architecture for adaptive filtering based on energy-CFAR processor for radar target detection | |
| SANTOS MARTIN LOPEZ ESTRADA RENE ARMANDO CUMPLIDO PARRA | |
| Acceso Abierto | |
| Atribución-NoComercial-SinDerivadas | |
| Adaptive filtering Target detection CFAR algorithm Hardware architecture | |
| A hardware architecture that implements an adaptive filter based on energy analysis of radar echoes to improve the detection of the Constant False Alarm Rate (CFAR) algorithm is presented. Signal processing based on energy analysis emphasizes the edge of the echoes improving the performance of the detection process. The energy filter coefficients and CFAR parameters are calculated adaptively by the architecture, reconfiguring the block of coefficient weights according to environment conditions. The architecture accelerates the data processing by a pipeline structure and sliding window for the coefficients convolution with data, resulting in high performance operation. Results of implementing the architecture in a FPGA device are presented and discussed. | |
| IEICE Electronics Express | |
| 2010 | |
| Artículo | |
| Inglés | |
| Estudiantes Investigadores Público en general | |
| Lopez-Estrada, S. & Cumplido-Parra, R. (2010). Hardware architecture for adaptive filtering based on energy-CFAR processor for radar target detection, IEICE Electronics Express, Vol. 7 (9): 628-633 | |
| CIENCIA DE LOS ORDENADORES | |
| Versión aceptada | |
| acceptedVersion - Versión aceptada | |
| Aparece en las colecciones: | Artículos de Ciencias Computacionales |
Cargar archivos:
| Fichero | Tamaño | Formato | |
|---|---|---|---|
| 171.-CC.pdf | 290.7 kB | Adobe PDF | Visualizar/Abrir |