Por favor, use este identificador para citar o enlazar este ítem:
http://inaoe.repositorioinstitucional.mx/jspui/handle/1009/2381| Sizing Analog Integrated Circuits by Current-Branches-Bias Assignments with Heuristics | |
| Ivick Guerra Gomez ESTEBAN TLELO CUAUTLE | |
| Acceso Abierto | |
| Atribución-NoComercial-SinDerivadas | |
| MOSFET Operational transconductance amplifier Incidence matrix Topological circuit analysis Biasing | |
| This work shows the usefulness of assigning current-branches-bias levels, in order to improve and accelerate the sizing optimization of MOSFET-based analog integrated circuits (ICs). That way, the proposed procedure relies on the search of current branches from the associated incidence matrix by applying a recursive technique for exploring circuit graphs. The goal is focused on determining the bounds of the width/length (W/L) search space for each MOSFET before starting the sizing optimization process. As a case of study, the proposed current-branches-bias assignment (CBBA) approach is applied in the sizing optimization of the recycled folded cascode operational transconductance amplifier by applying evolutionary algorithms (EAs). From the feasible optimization results, we conclude that our proposed CBBA approach enhances and accelerates the biasing and sizing of analog ICs by EAs. | |
| Elektronika ir elektrotechnika | |
| 2013 | |
| Artículo | |
| Inglés | |
| Estudiantes Investigadores Público en general | |
| Guerra-Gomez, I., and Tlelo-Cuautle, E., (2013), Sizing Analog Integrated Circuits by Current-Branches-Bias Assignments with Heuristics, Elektronika ir elektrotechnika, Vol. 19(10):81-86 | |
| ELECTRÓNICA | |
| Versión aceptada | |
| acceptedVersion - Versión aceptada | |
| Aparece en las colecciones: | Artículos de Electrónica |
Cargar archivos:
| Fichero | Tamaño | Formato | |
|---|---|---|---|
| 180. Sizing Analog Integrated Circuits by Current-Branches-Bias Assignments with Heuristics.pdf | 804.7 kB | Adobe PDF | Visualizar/Abrir |