Please use this identifier to cite or link to this item: http://inaoe.repositorioinstitucional.mx/jspui/handle/1009/896
New strategies to improve offset and the speed–accuracy–power tradeoff in CMOS amplifiers
CARLOS MUÑIZ MONTERO
ALEJANDRO DIAZ SANCHEZ
JOSE MIGUEL ROCHA PEREZ
Acceso Abierto
Atribución-NoComercial-SinDerivadas
CMOS amplifiers
Floating gate transistors
Mismatch
Offset compensation
Four continuous-time strategies to improve the speed–accuracy–power tradeoff in CMOS amplifiers by using low-power offset-compensation circuits are presented. The offset contribution at the output voltage is extracted and used to modify the DC component of the input voltage or the value of the active load, through low frequency feedback loops, which are realized using two transistors operating in weak inversion and a small capacitor. Because these circuits do not affect the bandwidth and allow using small transistors, the power consumption is greatly reduced with respect to an uncompensated amplifier of the same speed and offset behavior. The proposed strategies present reduced costs in area, power consumption and complexity, and a decrease in the low frequency noise contributions. MonteCarlo, HSPICE simulations results of common source, class AB and fully differential amplifiers, and experimental results of a class AB amplifier, all implemented in a 0.5-lm CMOS technology are shown. Statistical analyses of these strategies are also presented. Improvements up to 99.74% and 398.6% in the offset and the power consumption are respectively observed.
Springer
2007-07
Artículo
Inglés
Estudiantes
Investigadores
Público en general
Carlos Muñiz-Montero
Alejandro Díaz-Sánchez
Jose Miguel Rocha-Pérez
ELECTRÓNICA
Versión aceptada
acceptedVersion - Versión aceptada
Appears in Collections:Artículos de Electrónica

Upload archives


File SizeFormat 
7_New Strategies to Improve.pdf564.97 kBAdobe PDFView/Open